Zephyr API Documentation
3.0.0
A Scalable Open Source RTOS
3.0.0
Toggle main menu visibility
Main Page
Related Pages
Modules
Data Structures
Data Structures
Data Structure Index
Data Fields
All
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
q
r
s
t
u
v
w
x
y
z
Functions
Variables
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
q
r
s
t
u
v
w
x
y
z
Enumerator
Files
File List
Globals
All
$
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
q
r
s
t
u
v
w
x
y
z
Functions
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
q
r
s
t
u
v
w
x
y
z
Variables
$
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
q
r
s
t
u
v
w
x
z
Typedefs
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
q
r
s
t
u
v
w
x
z
Enumerations
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
r
s
t
u
v
w
x
Enumerator
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
q
r
s
t
u
v
w
x
z
Macros
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
q
r
s
t
u
v
w
x
z
•
All
Data Structures
Files
Functions
Variables
Typedefs
Enumerations
Enumerator
Macros
Modules
Pages
esp32s2_clock.h
Go to the documentation of this file.
1
/*
2
* Copyright (c) 2021 Espressif Systems (Shanghai) Co., Ltd.
3
*
4
* SPDX-License-Identifier: Apache-2.0
5
*/
6
7
#ifndef ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_ESP32S2_H_
8
#define ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_ESP32S2_H_
9
10
/* System Clock Source */
11
#define ESP32_CLK_SRC_XTAL 0U
12
#define ESP32_CLK_SRC_PLL 1U
13
#define ESP32_CLK_SRC_RTC8M 2U
14
#define ESP32_CLK_SRC_APLL 3U
15
16
/* Supported CPU Frequencies */
17
#define ESP32_CLK_CPU_26M 26U
18
#define ESP32_CLK_CPU_40M 40U
19
#define ESP32_CLK_CPU_80M 80U
20
#define ESP32_CLK_CPU_160M 160U
21
#define ESP32_CLK_CPU_240M 240U
22
23
/* Supported XTAL Frequencies */
24
#define ESP32_CLK_XTAL_40M 0U
25
26
/* Modules IDs
27
* These IDs are actually offsets in CLK and RST Control registers.
28
* These IDs shouldn't be changed unless there is a Hardware change
29
* from Espressif.
30
*
31
* Basic Modules
32
* Registers: DPORT_PERIP_CLK_EN_REG, DPORT_PERIP_RST_EN_REG
33
*/
34
#define ESP32_LEDC_MODULE 0
35
#define ESP32_UART0_MODULE 1
36
#define ESP32_UART1_MODULE 2
37
#define ESP32_USB_MODULE 3
38
#define ESP32_I2C0_MODULE 4
39
#define ESP32_I2C1_MODULE 5
40
#define ESP32_I2S0_MODULE 6
41
#define ESP32_I2S1_MODULE 7
42
#define ESP32_TIMG0_MODULE 8
43
#define ESP32_TIMG1_MODULE 9
44
#define ESP32_PWM0_MODULE 10
45
#define ESP32_PWM1_MODULE 11
46
#define ESP32_PWM2_MODULE 12
47
#define ESP32_PWM3_MODULE 13
48
#define ESP32_UHCI0_MODULE 14
49
#define ESP32_UHCI1_MODULE 15
50
#define ESP32_RMT_MODULE 16
51
#define ESP32_PCNT_MODULE 17
52
#define ESP32_SPI_MODULE 18
53
#define ESP32_FSPI_MODULE 19
54
#define ESP32_HSPI_MODULE 20
55
#define ESP32_SPI2_DMA_MODULE 21
56
#define ESP32_SPI3_DMA_MODULE 22
57
#define ESP32_TWAI_MODULE 23
58
#define ESP32_RNG_MODULE 24
59
#define ESP32_WIFI_MODULE 25
60
#define ESP32_WIFI_BT_COMMON_MODULE 26
61
#define ESP32_SYSTIMER_MODULE 27
62
#define ESP32_AES_MODULE 28
63
#define ESP32_SHA_MODULE 29
64
#define ESP32_RSA_MODULE 30
65
#define ESP32_CRYPTO_DMA_MODULE 31
66
#define ESP32_AES_DMA_MODULE 32
67
#define ESP32_SHA_DMA_MODULE 33
68
#define ESP32_DEDIC_GPIO_MODULE 34
69
#define ESP32_MODULE_MAX 35
70
71
#endif
/* ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_ESP32S2_H_ */
include
dt-bindings
clock
esp32s2_clock.h
Generated on Mon Feb 21 2022 22:43:01 for Zephyr API Documentation by
1.9.2