14#ifndef ZEPHYR_INCLUDE_ARCH_RISCV_IRQ_H_
15#define ZEPHYR_INCLUDE_ARCH_RISCV_IRQ_H_
32#if defined(CONFIG_RISCV_HAS_PLIC) || defined(CONFIG_RISCV_HAS_CLIC)
33extern void z_riscv_irq_priority_set(
unsigned int irq,
37#define z_riscv_irq_priority_set(i, p, f)
40#define ARCH_IRQ_CONNECT(irq_p, priority_p, isr_p, isr_param_p, flags_p) \
42 Z_ISR_DECLARE(irq_p + CONFIG_RISCV_RESERVED_IRQ_ISR_TABLES_OFFSET, \
43 0, isr_p, isr_param_p); \
44 z_riscv_irq_priority_set(irq_p, priority_p, flags_p); \
47#define ARCH_IRQ_DIRECT_CONNECT(irq_p, priority_p, isr_p, flags_p) \
49 Z_ISR_DECLARE(irq_p + CONFIG_RISCV_RESERVED_IRQ_ISR_TABLES_OFFSET, \
50 ISR_FLAG_DIRECT, isr_p, NULL); \
53#define ARCH_ISR_DIRECT_HEADER() arch_isr_direct_header()
54#define ARCH_ISR_DIRECT_FOOTER(swap) arch_isr_direct_footer(swap)
56#ifdef CONFIG_TRACING_ISR
63#ifdef CONFIG_TRACING_ISR
70extern void __soc_handle_irq(
unsigned long mcause);
78 __asm__
volatile(
"csrr %0, mcause" :
"=r" (mcause));
79 mcause &= SOC_MCAUSE_EXP_MASK;
82 __soc_handle_irq(mcause);
87#ifdef CONFIG_TRACING_ISR
95#define ARCH_ISR_DIRECT_DECLARE(name) \
96 static inline int name##_body(void); \
97 __attribute__ ((interrupt)) void name(void) \
99 ISR_DIRECT_HEADER(); \
101 ISR_DIRECT_FOOTER(0); \
103 static inline int name##_body(void)
static ALWAYS_INLINE _cpu_t * arch_curr_cpu(void)
Definition: arch_inlines.h:17
static void arch_isr_direct_header(void)
Definition: irq.h:91
static void arch_isr_direct_footer(int maybe_swap)
Definition: irq.h:98
#define arch_irq_disable(irq)
Definition: irq.h:98
#define arch_irq_enable(irq)
Definition: irq.h:97
#define arch_irq_is_enabled(irq)
Definition: irq.h:100
void sys_trace_isr_enter(void)
Called when entering an ISR.
void sys_trace_isr_exit(void)
Called when exiting an ISR.
Public interface for configuring interrupts.
flags
Definition: parser.h:96
__UINT32_TYPE__ uint32_t
Definition: stdint.h:90
Software-managed ISR table.