Zephyr API Documentation
3.5.0
A Scalable Open Source RTOS
3.5.0
Toggle main menu visibility
Main Page
Related Pages
Modules
Data Structures
Data Structures
Data Structure Index
Data Fields
All
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
q
r
s
t
u
v
w
x
y
z
Functions
Variables
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
q
r
s
t
u
v
w
x
y
z
Enumerations
Enumerator
Files
File List
Globals
All
$
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
q
r
s
t
u
v
w
x
z
Functions
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
q
r
s
t
u
v
w
x
z
Variables
$
a
b
c
d
f
g
h
i
k
l
m
n
o
p
r
s
t
x
z
Typedefs
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
q
r
s
t
u
v
w
x
z
Enumerations
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
r
s
t
u
v
w
x
z
Enumerator
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
r
s
t
u
v
w
x
z
Macros
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
q
r
s
t
u
v
w
x
z
•
All
Data Structures
Files
Functions
Variables
Typedefs
Enumerations
Enumerator
Macros
Modules
Pages
Loading...
Searching...
No Matches
stm32wba_clock.h
Go to the documentation of this file.
1
/*
2
* Copyright (c) 2023 STMicroelectronics
3
*
4
* SPDX-License-Identifier: Apache-2.0
5
*/
6
#ifndef ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_STM32WBA_CLOCK_H_
7
#define ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_STM32WBA_CLOCK_H_
8
11
/* RM0493, Figure 30, clock tree */
12
14
#define STM32_SRC_PLL1_P 0x001
15
#define STM32_SRC_PLL1_Q 0x002
16
#define STM32_SRC_PLL1_R 0x003
18
#define STM32_SRC_HSE 0x004
19
#define STM32_SRC_LSE 0x005
20
#define STM32_SRC_LSI 0x006
21
#define STM32_SRC_HSI16 0x007
23
#define STM32_SRC_SYSCLK 0x08
24
25
26
#define STM32_SRC_CLOCK_MIN STM32_SRC_PLL1_P
27
#define STM32_SRC_CLOCK_MAX STM32_SRC_SYSCLK
28
30
#define STM32_CLOCK_BUS_AHB1 0x088
31
#define STM32_CLOCK_BUS_AHB2 0x08C
32
#define STM32_CLOCK_BUS_AHB4 0x094
33
#define STM32_CLOCK_BUS_AHB5 0x098
34
#define STM32_CLOCK_BUS_APB1 0x09C
35
#define STM32_CLOCK_BUS_APB1_2 0x0A0
36
#define STM32_CLOCK_BUS_APB2 0x0A4
37
#define STM32_CLOCK_BUS_APB7 0x0A8
38
39
#define STM32_PERIPH_BUS_MIN STM32_CLOCK_BUS_AHB1
40
#define STM32_PERIPH_BUS_MAX STM32_CLOCK_BUS_APB7
41
56
#define STM32_CLOCK_REG_MASK 0xFFU
57
#define STM32_CLOCK_REG_SHIFT 0U
58
#define STM32_CLOCK_SHIFT_MASK 0x1FU
59
#define STM32_CLOCK_SHIFT_SHIFT 8U
60
#define STM32_CLOCK_MASK_MASK 0x7U
61
#define STM32_CLOCK_MASK_SHIFT 13U
62
#define STM32_CLOCK_VAL_MASK 0x7U
63
#define STM32_CLOCK_VAL_SHIFT 16U
64
65
#define STM32_CLOCK(val, mask, shift, reg) \
66
((((reg) & STM32_CLOCK_REG_MASK) << STM32_CLOCK_REG_SHIFT) | \
67
(((shift) & STM32_CLOCK_SHIFT_MASK) << STM32_CLOCK_SHIFT_SHIFT) | \
68
(((mask) & STM32_CLOCK_MASK_MASK) << STM32_CLOCK_MASK_SHIFT) | \
69
(((val) & STM32_CLOCK_VAL_MASK) << STM32_CLOCK_VAL_SHIFT))
70
72
#define CCIPR1_REG 0xE0
73
#define CCIPR2_REG 0xE4
74
#define CCIPR3_REG 0xE8
75
78
#define USART1_SEL(val) STM32_CLOCK(val, 3, 0, CCIPR1_REG)
79
#define USART2_SEL(val) STM32_CLOCK(val, 3, 2, CCIPR1_REG)
80
#define I2C1_SEL(val) STM32_CLOCK(val, 3, 10, CCIPR1_REG)
81
#define LPTIM2_SEL(val) STM32_CLOCK(val, 3, 18, CCIPR1_REG)
82
#define SPI1_SEL(val) STM32_CLOCK(val, 3, 20, CCIPR1_REG)
83
#define SYSTICK_SEL(val) STM32_CLOCK(val, 3, 22, CCIPR1_REG)
84
#define TIMIC_SEL(val) STM32_CLOCK(val, 1, 31, CCIPR1_REG)
86
#define RNG_SEL(val) STM32_CLOCK(val, 3, 12, CCIPR2_REG)
88
#define LPUART1_SEL(val) STM32_CLOCK(val, 3, 0, CCIPR3_REG)
89
#define SPI3_SEL(val) STM32_CLOCK(val, 3, 3, CCIPR3_REG)
90
#define I2C3_SEL(val) STM32_CLOCK(val, 3, 6, CCIPR3_REG)
91
#define LPTIM1_SEL(val) STM32_CLOCK(val, 3, 10, CCIPR3_REG)
92
#define ADC_SEL(val) STM32_CLOCK(val, 7, 12, CCIPR3_REG)
93
94
#endif
/* ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_STM32WBA_CLOCK_H_ */
zephyr
dt-bindings
clock
stm32wba_clock.h
Generated on Fri Oct 20 2023 10:27:12 for Zephyr API Documentation by
1.9.6