ccc.h

Go to the documentation of this file.

/*
 * Copyright 2022 Intel Corporation
 * Copyright 2023 Meta Platforms, Inc. and its affiliates
 *
 * SPDX-License-Identifier: Apache-2.0
 */
 
#ifndef ZEPHYR_INCLUDE_DRIVERS_I3C_CCC_H_
#define ZEPHYR_INCLUDE_DRIVERS_I3C_CCC_H_
 
#include <zephyr/types.h>
#include <zephyr/device.h>
#include <zephyr/toolchain.h>
#include <zephyr/sys/util.h>
 
#ifdef __cplusplus
extern "C" {
#endif
 
#define I3C_CCC_BROADCAST_MAX_ID                0x7FU
 
#define I3C_CCC_ENEC(broadcast)                 ((broadcast) ? 0x00U : 0x80U)
 
#define I3C_CCC_DISEC(broadcast)                ((broadcast) ? 0x01U : 0x81U)
 
#define I3C_CCC_ENTAS(as, broadcast)            (((broadcast) ? 0x02U : 0x82U) + (as))
 
#define I3C_CCC_ENTAS0(broadcast)               I3C_CCC_ENTAS(0, broadcast)
 
#define I3C_CCC_ENTAS1(broadcast)               I3C_CCC_ENTAS(1, broadcast)
 
#define I3C_CCC_ENTAS2(broadcast)               I3C_CCC_ENTAS(2, broadcast)
 
#define I3C_CCC_ENTAS3(broadcast)               I3C_CCC_ENTAS(3, broadcast)
 
#define I3C_CCC_RSTDAA                          0x06U
 
#define I3C_CCC_ENTDAA                          0x07U
 
#define I3C_CCC_DEFTGTS                         0x08U
 
#define I3C_CCC_SETMWL(broadcast)               ((broadcast) ? 0x09U : 0x89U)
 
#define I3C_CCC_SETMRL(broadcast)               ((broadcast) ? 0x0AU : 0x8AU)
 
#define I3C_CCC_ENTTM                           0x0BU
 
#define I3C_CCC_SETBUSCON                       0x0CU
 
#define I3C_CCC_ENDXFER(broadcast)              ((broadcast) ? 0x12U : 0x92U)
 
#define I3C_CCC_ENTHDR(x)                       (0x20U + (x))
 
#define I3C_CCC_ENTHDR0                         0x20U
 
#define I3C_CCC_ENTHDR1                         0x21U
 
#define I3C_CCC_ENTHDR2                         0x22U
 
#define I3C_CCC_ENTHDR3                         0x23U
 
#define I3C_CCC_ENTHDR4                         0x24U
 
#define I3C_CCC_ENTHDR5                         0x25U
 
#define I3C_CCC_ENTHDR6                         0x26U
 
#define I3C_CCC_ENTHDR7                         0x27U
 
#define I3C_CCC_SETXTIME(broadcast)             ((broadcast) ? 0x28U : 0x98U)
 
#define I3C_CCC_SETAASA                         0x29U
 
#define I3C_CCC_RSTACT(broadcast)               ((broadcast) ? 0x2AU : 0x9AU)
 
#define I3C_CCC_DEFGRPA                         0x2BU
 
#define I3C_CCC_RSTGRPA(broadcast)              ((broadcast) ? 0x2CU : 0x9CU)
 
#define I3C_CCC_MLANE(broadcast)                ((broadcast) ? 0x2DU : 0x9DU)
 
#define I3C_CCC_VENDOR(broadcast, id)           ((id) + ((broadcast) ? 0x61U : 0xE0U))
 
#define I3C_CCC_SETDASA                         0x87U
 
#define I3C_CCC_SETNEWDA                        0x88U
 
#define I3C_CCC_GETMWL                          0x8BU
 
#define I3C_CCC_GETMRL                          0x8CU
 
#define I3C_CCC_GETPID                          0x8DU
 
#define I3C_CCC_GETBCR                          0x8EU
 
#define I3C_CCC_GETDCR                          0x8FU
 
#define I3C_CCC_GETSTATUS                       0x90U
 
#define I3C_CCC_GETACCCR                        0x91U
 
#define I3C_CCC_SETBRGTGT                       0x93U
 
#define I3C_CCC_GETMXDS                         0x94U
 
#define I3C_CCC_GETCAPS                         0x95U
 
#define I3C_CCC_SETROUTE                        0x96U
 
#define I3C_CCC_D2DXFER                         0x97U
 
#define I3C_CCC_GETXTIME                        0x99U
 
#define I3C_CCC_SETGRPA                         0x9BU
 
struct i3c_device_desc;
 
struct i3c_ccc_target_payload {
        uint8_t addr;
 
        uint8_t rnw:1;
 
        uint8_t *data;
 
        size_t data_len;
 
        size_t num_xfer;
};
 
struct i3c_ccc_payload {
        struct {
                uint8_t id;
 
                uint8_t *data;
 
                size_t data_len;
 
                size_t num_xfer;
        } ccc;
 
        struct {
                struct i3c_ccc_target_payload *payloads;
 
                size_t num_targets;
        } targets;
};
 
struct i3c_ccc_events {
        uint8_t events;
} __packed;
 
#define I3C_CCC_ENEC_EVT_ENINTR         BIT(0)
 
#define I3C_CCC_ENEC_EVT_ENCR           BIT(1)
 
#define I3C_CCC_ENEC_EVT_ENHJ           BIT(3)
 
#define I3C_CCC_ENEC_EVT_ALL            \
        (I3C_CCC_ENEC_EVT_ENINTR | I3C_CCC_ENEC_EVT_ENCR | I3C_CCC_ENEC_EVT_ENHJ)
 
#define I3C_CCC_DISEC_EVT_DISINTR       BIT(0)
 
#define I3C_CCC_DISEC_EVT_DISCR         BIT(1)
 
#define I3C_CCC_DISEC_EVT_DISHJ         BIT(3)
 
#define I3C_CCC_DISEC_EVT_ALL           \
        (I3C_CCC_DISEC_EVT_DISINTR | I3C_CCC_DISEC_EVT_DISCR | I3C_CCC_DISEC_EVT_DISHJ)
 
/*
 * Events for both enabling and disabling since
 * they have the same bits.
 */
 
#define I3C_CCC_EVT_INTR                BIT(0)
 
#define I3C_CCC_EVT_CR                  BIT(1)
 
#define I3C_CCC_EVT_HJ                  BIT(3)
 
#define I3C_CCC_EVT_ALL                 \
        (I3C_CCC_EVT_INTR | I3C_CCC_EVT_CR | I3C_CCC_EVT_HJ)
 
struct i3c_ccc_mwl {
        uint16_t len;
} __packed;
 
struct i3c_ccc_mrl {
        uint16_t len;
 
        uint8_t ibi_len;
} __packed;
 
struct i3c_ccc_deftgts_active_controller {
        uint8_t addr;
 
        uint8_t dcr;
 
        uint8_t bcr;
 
        uint8_t static_addr;
};
 
struct i3c_ccc_deftgts_target {
        uint8_t addr;
 
        union {
                uint8_t dcr;
 
                uint8_t lvr;
        };
 
        uint8_t bcr;
 
        uint8_t static_addr;
};
 
struct i3c_ccc_deftgts {
        struct i3c_ccc_deftgts_active_controller active_controller;
 
        struct i3c_ccc_deftgts_target targets[];
} __packed;
 
struct i3c_ccc_address {
        uint8_t addr;
} __packed;
 
struct i3c_ccc_getpid {
        uint8_t pid[6];
} __packed;
 
struct i3c_ccc_getbcr {
        uint8_t bcr;
} __packed;
 
struct i3c_ccc_getdcr {
        uint8_t dcr;
} __packed;
 
 
enum i3c_ccc_getstatus_fmt {
        GETSTATUS_FORMAT_1,
 
        GETSTATUS_FORMAT_2,
};
 
enum i3c_ccc_getstatus_defbyte {
        GETSTATUS_FORMAT_2_TGTSTAT = 0x00U,
 
        GETSTATUS_FORMAT_2_PRECR = 0x91U,
 
        GETSTATUS_FORMAT_2_INVALID = 0x100U
};
 
union i3c_ccc_getstatus {
        struct {
                uint16_t status;
        } fmt1;
 
        union {
                uint16_t tgtstat;
 
                uint16_t precr;
 
                uint16_t raw_u16;
        } fmt2;
} __packed;
 
#define I3C_CCC_GETSTATUS_PROTOCOL_ERR                          BIT(5)
 
#define I3C_CCC_GETSTATUS_ACTIVITY_MODE_SHIFT                   6
 
#define I3C_CCC_GETSTATUS_ACTIVITY_MODE_MASK                    \
        (0x03U << I3C_CCC_GETSTATUS_ACTIVITY_MODE_SHIFT)
 
#define I3C_CCC_GETSTATUS_ACTIVITY_MODE(status)                 \
        (((status) & I3C_CCC_GETSTATUS_ACTIVITY_MODE_MASK)      \
         >> I3C_CCC_GETSTATUS_ACTIVITY_MODE_SHIFT)
 
#define I3C_CCC_GETSTATUS_NUM_INT_SHIFT                         0
 
#define I3C_CCC_GETSTATUS_NUM_INT_MASK                          \
        (0x0FU << I3C_CCC_GETSTATUS_NUM_INT_SHIFT)
 
#define I3C_CCC_GETSTATUS_NUM_INT(status)                       \
        (((status) & I3C_CCC_GETSTATUS_NUM_INT_MASK)            \
         >> I3C_CCC_GETSTATUS_NUM_INT_SHIFT)
 
#define I3C_CCC_GETSTATUS_PRECR_DEEP_SLEEP_DETECTED             BIT(0)
 
#define I3C_CCC_GETSTATUS_PRECR_HANDOFF_DELAY_NACK              BIT(1)
 
struct i3c_ccc_setbrgtgt_tgt {
        uint8_t addr;
 
        uint16_t id;
} __packed;
 
struct i3c_ccc_setbrgtgt {
        uint8_t count;
 
        struct i3c_ccc_setbrgtgt_tgt targets[];
} __packed;
 
union i3c_ccc_getmxds {
        struct {
                uint8_t maxwr;
 
                uint8_t maxrd;
        } fmt1;
 
        struct {
                uint8_t maxwr;
 
                uint8_t maxrd;
 
                uint8_t maxrdturn[3];
        } fmt2;
 
        struct {
                uint8_t wrrdturn;
 
                uint8_t crhdly1;
        } fmt3;
} __packed;
 
#define I3C_CCC_GETMXDS_MAX_SDR_FSCL_MAX                        0
 
#define I3C_CCC_GETMXDS_MAX_SDR_FSCL_8MHZ                       1
 
#define I3C_CCC_GETMXDS_MAX_SDR_FSCL_6MHZ                       2
 
#define I3C_CCC_GETMXDS_MAX_SDR_FSCL_4MHZ                       3
 
#define I3C_CCC_GETMXDS_MAX_SDR_FSCL_2MHZ                       4
 
#define I3C_CCC_GETMXDS_TSCO_8NS                                0
 
#define I3C_CCC_GETMXDS_TSCO_9NS                                1
 
#define I3C_CCC_GETMXDS_TSCO_10NS                               2
 
#define I3C_CCC_GETMXDS_TSCO_11NS                               3
 
#define I3C_CCC_GETMXDS_TSCO_12NS                               4
 
#define I3C_CCC_GETMXDS_TSCO_GT_12NS                            7
 
#define I3C_CCC_GETMXDS_MAXWR_DEFINING_BYTE_SUPPORT             BIT(3)
 
#define I3C_CCC_GETMXDS_MAXWR_MAX_SDR_FSCL_SHIFT                0
 
#define I3C_CCC_GETMXDS_MAXWR_MAX_SDR_FSCL_MASK                 \
        (0x07U << I3C_CCC_GETMXDS_MAXWR_MAX_SDR_FSCL_SHIFT)
 
#define I3C_CCC_GETMXDS_MAXWR_MAX_SDR_FSCL(maxwr)               \
        (((maxwr) &                                             \
          I3C_CCC_GETMXDS_MAXWR_MAX_SDR_FSCL_MASK)              \
         >> I3C_CCC_GETMXDS_MAXWR_MAX_SDR_FSCL_SHIFT)
 
#define I3C_CCC_GETMXDS_MAXRD_W2R_PERMITS_STOP_BETWEEN          BIT(6)
 
#define I3C_CCC_GETMXDS_MAXRD_TSCO_SHIFT                        3
 
#define I3C_CCC_GETMXDS_MAXRD_TSCO_MASK                         \
        (0x07U << I3C_CCC_GETMXDS_MAXRD_TSCO_SHIFT)
 
#define I3C_CCC_GETMXDS_MAXRD_TSCO(maxrd)                       \
        (((maxrd) & I3C_CCC_GETMXDS_MAXRD_TSCO_MASK)            \
         >> I3C_CCC_GETMXDS_MAXRD_TSCO_SHIFT)
 
#define I3C_CCC_GETMXDS_MAXRD_MAX_SDR_FSCL_SHIFT                0
 
#define I3C_CCC_GETMXDS_MAXRD_MAX_SDR_FSCL_MASK                 \
        (0x07U << I3C_CCC_GETMXDS_MAXRD_MAX_SDR_FSCL_SHIFT)
 
#define I3C_CCC_GETMXDS_MAXRD_MAX_SDR_FSCL(maxrd)               \
        (((maxrd) &                                             \
          I3C_CCC_GETMXDS_MAXRD_MAX_SDR_FSCL_MASK)              \
         >> I3C_CCC_GETMXDS_MAXRD_MAX_SDR_FSCL_SHIFT)
 
#define I3C_CCC_GETMXDS_CRDHLY1_SET_BUS_ACT_STATE               BIT(2)
 
#define I3C_CCC_GETMXDS_CRDHLY1_CTRL_HANDOFF_ACT_STATE_SHIFT    0
 
#define I3C_CCC_GETMXDS_CRDHLY1_CTRL_HANDOFF_ACT_STATE_MASK     \
        (0x03U << I3C_CCC_GETMXDS_CRDHLY1_CTRL_HANDOFF_ACT_STATE_SHIFT)
 
#define I3C_CCC_GETMXDS_CRDHLY1_CTRL_HANDOFF_ACT_STATE(crhdly1) \
        (((crhdly1) &                                           \
          I3C_CCC_GETMXDS_CRDHLY1_CTRL_HANDOFF_ACT_STATE_MASK)  \
         >> I3C_CCC_GETMXDS_CRDHLY1_CTRL_HANDOFF_ACT_STATE_SHIFT)
 
enum i3c_ccc_getcaps_fmt {
        GETCAPS_FORMAT_1,
 
        GETCAPS_FORMAT_2,
};
 
enum i3c_ccc_getcaps_defbyte {
        GETCAPS_FORMAT_2_TGTCAPS = 0x00U,
 
        GETCAPS_FORMAT_2_TESTPAT = 0x5AU,
 
        GETCAPS_FORMAT_2_CRCAPS = 0x91U,
 
        GETCAPS_FORMAT_2_VTCAPS = 0x93U,
 
        GETCAPS_FORMAT_2_DBGCAPS = 0xD7U,
 
        GETCAPS_FORMAT_2_INVALID = 0x100,
};
 
union i3c_ccc_getcaps {
        union {
                uint8_t gethdrcap;
 
                uint8_t getcaps[4];
        } fmt1;
 
        union {
                uint8_t tgtcaps[4];
 
                uint32_t testpat;
 
                uint8_t crcaps[2];
 
                uint8_t vtcaps[2];
        } fmt2;
} __packed;
 
#define I3C_CCC_GETCAPS1_HDR_DDR                                BIT(0)
 
#define I3C_CCC_GETCAPS1_HDR_TSP                                BIT(1)
 
#define I3C_CCC_GETCAPS1_HDR_TSL                                BIT(2)
 
#define I3C_CCC_GETCAPS1_HDR_BT                                 BIT(3)
 
#define I3C_CCC_GETCAPS1_HDR_MODE(x)                            BIT(x)
 
#define I3C_CCC_GETCAPS1_HDR_MODE0                              BIT(0)
 
#define I3C_CCC_GETCAPS1_HDR_MODE1                              BIT(1)
 
#define I3C_CCC_GETCAPS1_HDR_MODE2                              BIT(2)
 
#define I3C_CCC_GETCAPS1_HDR_MODE3                              BIT(3)
 
#define I3C_CCC_GETCAPS1_HDR_MODE4                              BIT(4)
 
#define I3C_CCC_GETCAPS1_HDR_MODE5                              BIT(5)
 
#define I3C_CCC_GETCAPS1_HDR_MODE6                              BIT(6)
 
#define I3C_CCC_GETCAPS1_HDR_MODE7                              BIT(7)
 
#define I3C_CCC_GETCAPS2_HDRDDR_WRITE_ABORT                     BIT(6)
 
#define I3C_CCC_GETCAPS2_HDRDDR_ABORT_CRC                       BIT(7)
 
#define I3C_CCC_GETCAPS2_GRPADDR_CAP_SHIFT                      4
 
#define I3C_CCC_GETCAPS2_GRPADDR_CAP_MASK                       \
        (0x03U << I3C_CCC_GETCAPS2_GRPADDR_CAP_SHIFT)
 
#define I3C_CCC_GETCAPS2_GRPADDR_CAP(getcaps2)                  \
        (((getcaps2) &                                          \
          I3C_CCC_GETCAPS2_GRPADDR_CAP_MASK)                    \
         >> I3C_CCC_GETCAPS_GRPADDR_CAP_SHIFT)
 
#define I3C_CCC_GETCAPS2_SPEC_VER_SHIFT                         0
 
#define I3C_CCC_GETCAPS2_SPEC_VER_MASK                          \
        (0x0FU << I3C_CCC_GETCAPS2_SPEC_VER_SHIFT)
 
#define I3C_CCC_GETCAPS2_SPEC_VER(getcaps2)                     \
        (((getcaps2) &                                          \
          I3C_CCC_GETCAPS2_SPEC_VER_MASK)                       \
         >> I3C_CCC_GETCAPS_SPEC_VER_SHIFT)
 
#define I3C_CCC_GETCAPS3_MLANE_SUPPORT                          BIT(0)
 
#define I3C_CCC_GETCAPS3_D2DXFER_SUPPORT                        BIT(1)
 
#define I3C_CCC_GETCAPS3_D2DXFER_IBI_CAPABLE                    BIT(2)
 
#define I3C_CCC_GETCAPS3_GETCAPS_DEFINING_BYTE_SUPPORT          BIT(3)
 
#define I3C_CCC_GETCAPS3_GETSTATUS_DEFINING_BYTE_SUPPORT        BIT(4)
 
#define I3C_CCC_GETCAPS3_HDRBT_CRC32_SUPPORT                    BIT(5)
 
#define I3C_CCC_GETCAPS3_IBI_MDR_PENDING_READ_NOTIFICATION      BIT(6)
 
#define I3C_CCC_GETCAPS_TESTPAT1                                0xA5
 
#define I3C_CCC_GETCAPS_TESTPAT2                                0x5A
 
#define I3C_CCC_GETCAPS_TESTPAT3                                0xA5
 
#define I3C_CCC_GETCAPS_TESTPAT4                                0x5A
 
#define I3C_CCC_GETCAPS_TESTPAT                                 0xA55AA55A
 
#define I3C_CCC_GETCAPS_CRCAPS1_HJ_SUPPORT                      BIT(0)
 
#define I3C_CCC_GETCAPS_CRCAPS1_GRP_MANAGEMENT_SUPPORT          BIT(1)
 
#define I3C_CCC_GETCAPS_CRCAPS1_ML_SUPPORT                      BIT(2)
 
#define I3C_CCC_GETCAPS_CRCAPS2_IBI_TIR_SUPPORT                 BIT(0)
 
#define I3C_CCC_GETCAPS_CRCAPS2_CONTROLLER_PASSBACK             BIT(1)
 
#define I3C_CCC_GETCAPS_CRCAPS2_DEEP_SLEEP_CAPABLE              BIT(2)
 
#define I3C_CCC_GETCAPS_CRCAPS2_DELAYED_CONTROLLER_HANDOFF      BIT(3)
 
#define I3C_CCC_GETCAPS_VTCAP1_VITRUAL_TARGET_TYPE_SHIFT        0
 
#define I3C_CCC_GETCAPS_VTCAP1_VITRUAL_TARGET_TYPE_MASK         \
        (0x07U << I3C_CCC_GETCAPS_VTCAP1_VITRUAL_TARGET_TYPE_SHIFT)
 
#define I3C_CCC_GETCAPS_VTCAP1_VITRUAL_TARGET_TYPE(vtcap1)      \
        (((vtcap1) &                                            \
          I3C_CCC_GETCAPS_VTCAP1_VITRUAL_TARGET_TYPE_MASK)      \
         >> I3C_CCC_GETCAPS_VTCAP1_VITRUAL_TARGET_TYPE_SHIFT)
 
#define I3C_CCC_GETCAPS_VTCAP1_SIDE_EFFECTS                     BIT(4)
 
#define I3C_CCC_GETCAPS_VTCAP1_SHARED_PERIPH_DETECT             BIT(5)
 
#define I3C_CCC_GETCAPS_VTCAP2_INTERRUPT_REQUESTS_SHIFT 0
 
#define I3C_CCC_GETCAPS_VTCAP2_INTERRUPT_REQUESTS_MASK          \
        (0x03U << I3C_CCC_GETCAPS_VTCAP2_INTERRUPT_REQUESTS_SHIFT)
 
#define I3C_CCC_GETCAPS_VTCAP2_INTERRUPT_REQUESTS(vtcap2)       \
        (((vtcap2) &                                            \
          I3C_CCC_GETCAPS_VTCAP2_INTERRUPT_REQUESTS_MASK)       \
         >> I3C_CCC_GETCAPS_VTCAP2_INTERRUPT_REQUESTS_SHIFT)
 
#define I3C_CCC_GETCAPS_VTCAP2_ADDRESS_REMAPPING                BIT(2)
 
#define I3C_CCC_GETCAPS_VTCAP2_BUS_CONTEXT_AND_COND_SHIFT       3
 
#define I3C_CCC_GETCAPS_VTCAP2_BUS_CONTEXT_AND_COND_MASK                \
        (0x03U << I3C_CCC_GETCAPS_VTCAP2_BUS_CONTEXT_AND_COND_SHIFT)
 
#define I3C_CCC_GETCAPS_VTCAP2_BUS_CONTEXT_AND_COND(vtcap2)     \
        (((vtcap2) &                                            \
          I3C_CCC_GETCAPS_VTCAP2_BUS_CONTEXT_AND_COND_MASK)     \
         >> I3C_CCC_GETCAPS_VTCAP2_BUS_CONTEXT_AND_COND_SHIFT)
 
enum i3c_ccc_rstact_defining_byte {
        I3C_CCC_RSTACT_NO_RESET = 0x00U,
 
        I3C_CCC_RSTACT_PERIPHERAL_ONLY = 0x01U,
 
        I3C_CCC_RSTACT_RESET_WHOLE_TARGET = 0x02U,
 
        I3C_CCC_RSTACT_DEBUG_NETWORK_ADAPTER = 0x03U,
 
        I3C_CCC_RSTACT_VIRTUAL_TARGET_DETECT = 0x04U,
};
 
static inline bool i3c_ccc_is_payload_broadcast(const struct i3c_ccc_payload *payload)
{
        return (payload->ccc.id <= I3C_CCC_BROADCAST_MAX_ID);
}
 
int i3c_ccc_do_getbcr(struct i3c_device_desc *target,
                      struct i3c_ccc_getbcr *bcr);
 
int i3c_ccc_do_getdcr(struct i3c_device_desc *target,
                      struct i3c_ccc_getdcr *dcr);
 
int i3c_ccc_do_getpid(struct i3c_device_desc *target,
                      struct i3c_ccc_getpid *pid);
 
int i3c_ccc_do_rstact_all(const struct device *controller,
                          enum i3c_ccc_rstact_defining_byte action);
 
int i3c_ccc_do_rstdaa_all(const struct device *controller);
 
int i3c_ccc_do_setdasa(const struct i3c_device_desc *target);
 
int i3c_ccc_do_setnewda(const struct i3c_device_desc *target,
                          struct i3c_ccc_address new_da);
 
int i3c_ccc_do_events_all_set(const struct device *controller,
                              bool enable, struct i3c_ccc_events *events);
 
int i3c_ccc_do_events_set(struct i3c_device_desc *target,
                          bool enable, struct i3c_ccc_events *events);
 
int i3c_ccc_do_setmwl_all(const struct device *controller,
                          const struct i3c_ccc_mwl *mwl);
 
int i3c_ccc_do_setmwl(const struct i3c_device_desc *target,
                      const struct i3c_ccc_mwl *mwl);
 
int i3c_ccc_do_getmwl(const struct i3c_device_desc *target,
                      struct i3c_ccc_mwl *mwl);
 
int i3c_ccc_do_setmrl_all(const struct device *controller,
                          const struct i3c_ccc_mrl *mrl,
                          bool has_ibi_size);
 
int i3c_ccc_do_setmrl(const struct i3c_device_desc *target,
                      const struct i3c_ccc_mrl *mrl);
 
int i3c_ccc_do_getmrl(const struct i3c_device_desc *target,
                      struct i3c_ccc_mrl *mrl);
 
int i3c_ccc_do_getstatus(const struct i3c_device_desc *target,
                         union i3c_ccc_getstatus *status,
                         enum i3c_ccc_getstatus_fmt fmt,
                         enum i3c_ccc_getstatus_defbyte defbyte);
 
static inline int i3c_ccc_do_getstatus_fmt1(const struct i3c_device_desc *target,
                                            union i3c_ccc_getstatus *status)
{
        return i3c_ccc_do_getstatus(target, status,
                                    GETSTATUS_FORMAT_1,
                                    GETSTATUS_FORMAT_2_INVALID);
}
 
static inline int i3c_ccc_do_getstatus_fmt2(const struct i3c_device_desc *target,
                                            union i3c_ccc_getstatus *status,
                                            enum i3c_ccc_getstatus_defbyte defbyte)
{
        return i3c_ccc_do_getstatus(target, status,
                                    GETSTATUS_FORMAT_2, defbyte);
}
 
int i3c_ccc_do_getcaps(const struct i3c_device_desc *target,
                         union i3c_ccc_getcaps *caps,
                         enum i3c_ccc_getcaps_fmt fmt,
                         enum i3c_ccc_getcaps_defbyte defbyte);
 
static inline int i3c_ccc_do_getcaps_fmt1(const struct i3c_device_desc *target,
                                            union i3c_ccc_getcaps *caps)
{
        return i3c_ccc_do_getcaps(target, caps,
                                    GETCAPS_FORMAT_1,
                                    GETCAPS_FORMAT_2_INVALID);
}
 
static inline int i3c_ccc_do_getcaps_fmt2(const struct i3c_device_desc *target,
                                            union i3c_ccc_getcaps *caps,
                                            enum i3c_ccc_getcaps_defbyte defbyte)
{
        return i3c_ccc_do_getcaps(target, caps,
                                    GETCAPS_FORMAT_2, defbyte);
}
 
#ifdef __cplusplus
}
#endif
 
#endif /* ZEPHYR_INCLUDE_DRIVERS_I3C_CCC_H_ */