stm32f3_clock.h

Go to the documentation of this file.

/*
 * Copyright (c) 2022 Linaro Limited
 *
 * SPDX-License-Identifier: Apache-2.0
 */
#ifndef ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_STM32F3_CLOCK_H_
#define ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_STM32F3_CLOCK_H_
 
#include "stm32_common_clocks.h"
 
#define STM32_CLOCK_BUS_AHB1    0x014
#define STM32_CLOCK_BUS_APB2    0x018
#define STM32_CLOCK_BUS_APB1    0x01c
 
#define STM32_PERIPH_BUS_MIN    STM32_CLOCK_BUS_AHB1
#define STM32_PERIPH_BUS_MAX    STM32_CLOCK_BUS_APB1
 
/* RM0316, §9.4.13 Clock configuration register (RCC_CFGR3) */
 
/* Defined in stm32_common_clocks.h */
 
/* Low speed clocks defined in stm32_common_clocks.h */
#define STM32_SRC_HSI           (STM32_SRC_LSI + 1)
/* #define STM32_SRC_HSI48      TDB */
#define STM32_SRC_PCLK          (STM32_SRC_HSI + 1)
#define STM32_SRC_PLLCLK        (STM32_SRC_PCLK + 1)
 
#define STM32_CLOCK_REG_MASK    0xFFU
#define STM32_CLOCK_REG_SHIFT   0U
#define STM32_CLOCK_SHIFT_MASK  0x1FU
#define STM32_CLOCK_SHIFT_SHIFT 8U
#define STM32_CLOCK_MASK_MASK   0x7U
#define STM32_CLOCK_MASK_SHIFT  13U
#define STM32_CLOCK_VAL_MASK    0x7U
#define STM32_CLOCK_VAL_SHIFT   16U
 
#define STM32_DOMAIN_CLOCK(val, mask, shift, reg)                                       \
        ((((reg) & STM32_CLOCK_REG_MASK) << STM32_CLOCK_REG_SHIFT) |            \
         (((shift) & STM32_CLOCK_SHIFT_MASK) << STM32_CLOCK_SHIFT_SHIFT) |      \
         (((mask) & STM32_CLOCK_MASK_MASK) << STM32_CLOCK_MASK_SHIFT) |         \
         (((val) & STM32_CLOCK_VAL_MASK) << STM32_CLOCK_VAL_SHIFT))
 
#define CFGR_REG                0x04
#define CFGR3_REG               0x30
 
#define BDCR_REG                0x20
 
#define I2S_SEL(val)            STM32_DOMAIN_CLOCK(val, 1, 23, CFGR_REG)
#define MCO1_SEL(val)           STM32_MCO_CFGR(val, 0x7, 24, CFGR_REG)
#define MCO1_PRE(val)           STM32_MCO_CFGR(val, 0x7, 28, CFGR_REG)
#define USART1_SEL(val)         STM32_DOMAIN_CLOCK(val, 3, 0, CFGR3_REG)
#define I2C1_SEL(val)           STM32_DOMAIN_CLOCK(val, 1, 4, CFGR3_REG)
#define I2C2_SEL(val)           STM32_DOMAIN_CLOCK(val, 1, 5, CFGR3_REG)
#define I2C3_SEL(val)           STM32_DOMAIN_CLOCK(val, 1, 6, CFGR3_REG)
#define TIM1_SEL(val)           STM32_DOMAIN_CLOCK(val, 1, 8, CFGR3_REG)
#define TIM8_SEL(val)           STM32_DOMAIN_CLOCK(val, 1, 9, CFGR3_REG)
#define TIM15_SEL(val)          STM32_DOMAIN_CLOCK(val, 1, 10, CFGR3_REG)
#define TIM16_SEL(val)          STM32_DOMAIN_CLOCK(val, 1, 11, CFGR3_REG)
#define TIM17_SEL(val)          STM32_DOMAIN_CLOCK(val, 1, 13, CFGR3_REG)
#define TIM20_SEL(val)          STM32_DOMAIN_CLOCK(val, 1, 15, CFGR3_REG)
#define USART2_SEL(val)         STM32_DOMAIN_CLOCK(val, 3, 16, CFGR3_REG)
#define USART3_SEL(val)         STM32_DOMAIN_CLOCK(val, 3, 18, CFGR3_REG)
#define USART4_SEL(val)         STM32_DOMAIN_CLOCK(val, 3, 20, CFGR3_REG)
#define USART5_SEL(val)         STM32_DOMAIN_CLOCK(val, 3, 22, CFGR3_REG)
#define TIM2_SEL(val)           STM32_DOMAIN_CLOCK(val, 1, 24, CFGR3_REG)
#define TIM3_4_SEL(val)         STM32_DOMAIN_CLOCK(val, 1, 25, CFGR3_REG)
#define RTC_SEL(val)            STM32_DOMAIN_CLOCK(val, 3, 8, BDCR_REG)
 
#endif /* ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_STM32F3_CLOCK_H_ */