Line data Source code
1 1 : /* 2 : * Copyright (c) 2021 BayLibre, SAS 3 : * 4 : * SPDX-License-Identifier: Apache-2.0 5 : */ 6 : #ifndef ZEPHYR_INCLUDE_DRIVERS_PCIE_CAP_H_ 7 : #define ZEPHYR_INCLUDE_DRIVERS_PCIE_CAP_H_ 8 : 9 : /** 10 : * @file 11 : * @brief PCIe Capabilities 12 : * @defgroup pcie_capabilities PCIe Capabilities 13 : * @ingroup pcie_host_interface 14 : * @{ 15 : */ 16 : 17 : /** 18 : * @name PCI & PCI Express Capabilities 19 : * 20 : * From PCI Code and ID Assignment Specification Revision 1.11 21 : * @{ 22 : */ 23 1 : #define PCI_CAP_ID_NULL 0x00U /**< Null Capability */ 24 1 : #define PCI_CAP_ID_PM 0x01U /**< Power Management */ 25 1 : #define PCI_CAP_ID_AGP 0x02U /**< Accelerated Graphics Port */ 26 1 : #define PCI_CAP_ID_VPD 0x03U /**< Vital Product Data */ 27 1 : #define PCI_CAP_ID_SLOTID 0x04U /**< Slot Identification */ 28 1 : #define PCI_CAP_ID_MSI 0x05U /**< Message Signalled Interrupts */ 29 1 : #define PCI_CAP_ID_CHSWP 0x06U /**< CompactPCI HotSwap */ 30 1 : #define PCI_CAP_ID_PCIX 0x07U /**< PCI-X */ 31 1 : #define PCI_CAP_ID_HT 0x08U /**< HyperTransport */ 32 1 : #define PCI_CAP_ID_VNDR 0x09U /**< Vendor-Specific */ 33 1 : #define PCI_CAP_ID_DBG 0x0AU /**< Debug port */ 34 1 : #define PCI_CAP_ID_CCRC 0x0BU /**< CompactPCI Central Resource Control */ 35 1 : #define PCI_CAP_ID_SHPC 0x0CU /**< PCI Standard Hot-Plug Controller */ 36 1 : #define PCI_CAP_ID_SSVID 0x0DU /**< Bridge subsystem vendor/device ID */ 37 1 : #define PCI_CAP_ID_AGP3 0x0EU /**< AGP 8x */ 38 1 : #define PCI_CAP_ID_SECDEV 0x0FU /**< Secure Device */ 39 1 : #define PCI_CAP_ID_EXP 0x10U /**< PCI Express */ 40 1 : #define PCI_CAP_ID_MSIX 0x11U /**< MSI-X */ 41 1 : #define PCI_CAP_ID_SATA 0x12U /**< Serial ATA Data/Index Configuration */ 42 1 : #define PCI_CAP_ID_AF 0x13U /**< PCI Advanced Features */ 43 1 : #define PCI_CAP_ID_EA 0x14U /**< PCI Enhanced Allocation */ 44 1 : #define PCI_CAP_ID_FPB 0x14U /**< Flattening Portal Bridge */ 45 : /** 46 : * @} 47 : */ 48 : 49 : /** 50 : * @name PCI Express Extended Capabilities 51 : * @{ 52 : */ 53 : 54 1 : #define PCIE_EXT_CAP_ID_NULL 0x0000U /**< Null Capability */ 55 1 : #define PCIE_EXT_CAP_ID_ERR 0x0001U /**< Advanced Error Reporting */ 56 1 : #define PCIE_EXT_CAP_ID_VC 0x0002U /**< Virtual Channel when no MFVC */ 57 1 : #define PCIE_EXT_CAP_ID_DSN 0x0003U /**< Device Serial Number */ 58 1 : #define PCIE_EXT_CAP_ID_PWR 0x0004U /**< Power Budgeting */ 59 1 : #define PCIE_EXT_CAP_ID_RCLD 0x0005U /**< Root Complex Link Declaration */ 60 1 : #define PCIE_EXT_CAP_ID_RCILC 0x0006U /**< Root Complex Internal Link Control */ 61 1 : #define PCIE_EXT_CAP_ID_RCEC 0x0007U /**< Root Complex Event Collector Endpoint Association */ 62 1 : #define PCIE_EXT_CAP_ID_MFVC 0x0008U /**< Multi-Function VC Capability */ 63 1 : #define PCIE_EXT_CAP_ID_MFVC_VC 0x0009U /**< Virtual Channel used with MFVC */ 64 1 : #define PCIE_EXT_CAP_ID_RCRB 0x000AU /**< Root Complex Register Block */ 65 1 : #define PCIE_EXT_CAP_ID_VNDR 0x000BU /**< Vendor-Specific Extended Capability */ 66 1 : #define PCIE_EXT_CAP_ID_CAC 0x000CU /**< Config Access Correlation - obsolete */ 67 1 : #define PCIE_EXT_CAP_ID_ACS 0x000DU /**< Access Control Services */ 68 1 : #define PCIE_EXT_CAP_ID_ARI 0x000EU /**< Alternate Routing-ID Interpretation */ 69 1 : #define PCIE_EXT_CAP_ID_ATS 0x000FU /**< Address Translation Services */ 70 1 : #define PCIE_EXT_CAP_ID_SRIOV 0x0010U /**< Single Root I/O Virtualization */ 71 1 : #define PCIE_EXT_CAP_ID_MRIOV 0x0011U /**< Multi Root I/O Virtualization */ 72 1 : #define PCIE_EXT_CAP_ID_MCAST 0x0012U /**< Multicast */ 73 1 : #define PCIE_EXT_CAP_ID_PRI 0x0013U /**< Page Request Interface */ 74 1 : #define PCIE_EXT_CAP_ID_AMD_XXX 0x0014U /**< Reserved for AMD */ 75 1 : #define PCIE_EXT_CAP_ID_REBAR 0x0015U /**< Resizable BAR */ 76 1 : #define PCIE_EXT_CAP_ID_DPA 0x0016U /**< Dynamic Power Allocation */ 77 1 : #define PCIE_EXT_CAP_ID_TPH 0x0017U /**< TPH Requester */ 78 1 : #define PCIE_EXT_CAP_ID_LTR 0x0018U /**< Latency Tolerance Reporting */ 79 1 : #define PCIE_EXT_CAP_ID_SECPCI 0x0019U /**< Secondary PCIe Capability */ 80 1 : #define PCIE_EXT_CAP_ID_PMUX 0x001AU /**< Protocol Multiplexing */ 81 1 : #define PCIE_EXT_CAP_ID_PASID 0x001BU /**< Process Address Space ID */ 82 1 : #define PCIE_EXT_CAP_ID_DPC 0x001DU /**< DPC: Downstream Port Containment */ 83 1 : #define PCIE_EXT_CAP_ID_L1SS 0x001EU /**< L1 PM Substates */ 84 1 : #define PCIE_EXT_CAP_ID_PTM 0x001FU /**< Precision Time Measurement */ 85 1 : #define PCIE_EXT_CAP_ID_DVSEC 0x0023U /**< Designated Vendor-Specific Extended Capability */ 86 1 : #define PCIE_EXT_CAP_ID_DLF 0x0025U /**< Data Link Feature */ 87 1 : #define PCIE_EXT_CAP_ID_PL_16GT 0x0026U /**< Physical Layer 16.0 GT/s */ 88 1 : #define PCIE_EXT_CAP_ID_LMR 0x0027U /**< Lane Margining at the Receiver */ 89 1 : #define PCIE_EXT_CAP_ID_HID 0x0028U /**< Hierarchy ID */ 90 1 : #define PCIE_EXT_CAP_ID_NPEM 0x0029U /**< Native PCIe Enclosure Management */ 91 1 : #define PCIE_EXT_CAP_ID_PL_32GT 0x002AU /**< Physical Layer 32.0 GT/s */ 92 1 : #define PCIE_EXT_CAP_ID_AP 0x002BU /**< Alternate Protocol */ 93 1 : #define PCIE_EXT_CAP_ID_SFI 0x002CU /**< System Firmware Intermediary */ 94 : /** 95 : * @} 96 : */ 97 : 98 : /** 99 : * @} 100 : */ 101 : 102 : #endif /* ZEPHYR_INCLUDE_DRIVERS_PCIE_CAP_H_ */
