Line data Source code
1 0 : /*
2 : * Copyright (c) 2023-2024 Analog Devices, Inc.
3 : *
4 : * SPDX-License-Identifier: Apache-2.0
5 : */
6 :
7 : #ifndef ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_ADI_MAX32_CLOCK_H_
8 : #define ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_ADI_MAX32_CLOCK_H_
9 :
10 : /** Peripheral clock register */
11 1 : #define ADI_MAX32_CLOCK_BUS0 0
12 0 : #define ADI_MAX32_CLOCK_BUS1 1
13 0 : #define ADI_MAX32_CLOCK_BUS2 2
14 :
15 : /** Clock source for peripheral interfaces like UART, WDT... */
16 1 : #define ADI_MAX32_PRPH_CLK_SRC_PCLK 0 /* Peripheral clock */
17 0 : #define ADI_MAX32_PRPH_CLK_SRC_EXTCLK 1 /* External clock */
18 0 : #define ADI_MAX32_PRPH_CLK_SRC_IBRO 2 /* Internal Baud Rate Oscillator*/
19 0 : #define ADI_MAX32_PRPH_CLK_SRC_ERFO 3 /* External RF Oscillator */
20 0 : #define ADI_MAX32_PRPH_CLK_SRC_ERTCO 4 /* External RTC Oscillator */
21 0 : #define ADI_MAX32_PRPH_CLK_SRC_INRO 5 /* Internal Nano Ring Oscillator */
22 0 : #define ADI_MAX32_PRPH_CLK_SRC_ISO 6 /* Internal Secondary Oscillator */
23 0 : #define ADI_MAX32_PRPH_CLK_SRC_IBRO_DIV8 7 /* IBRO/8 */
24 0 : #define ADI_MAX32_PRPH_CLK_SRC_IPLL 8 /* Internal Phase Lock Loop Oscillator */
25 0 : #define ADI_MAX32_PRPH_CLK_SRC_EBO 9 /* External Base Oscillator */
26 :
27 : #endif /* ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_ADI_MAX32_CLOCK_H_ */
|