Line data Source code
1 0 : /*
2 : * Copyright (c) 2019 Vestas Wind Systems A/S
3 : *
4 : * SPDX-License-Identifier: Apache-2.0
5 : */
6 :
7 : #ifndef ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_KINETIS_PCC_H_
8 : #define ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_KINETIS_PCC_H_
9 :
10 : /* NXP Kinetis Peripheral Clock Controller IP sources */
11 0 : #define KINETIS_PCC_SRC_NONE_OR_EXT 0 /* Clock off or external clock is used */
12 0 : #define KINETIS_PCC_SRC_SOSC_ASYNC 1 /* System Oscillator async clock */
13 0 : #define KINETIS_PCC_SRC_SIRC_ASYNC 2 /* Slow IRC async clock */
14 0 : #define KINETIS_PCC_SRC_FIRC_ASYNC 3 /* Fast IRC async clock */
15 0 : #define KINETIS_PCC_SRC_SPLL_ASYNC 6 /* System PLL async clock */
16 :
17 : #endif /* ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_KINETIS_PCC_H_ */
|