Line data Source code
1 0 : /*
2 : * Copyright (c) 2017, 2025 NXP
3 : * Copyright (c) 2017, 2025 NXP
4 : *
5 : * SPDX-License-Identifier: Apache-2.0
6 : */
7 :
8 : #ifndef ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_KINETIS_SIM_H_
9 : #define ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_KINETIS_SIM_H_
10 :
11 0 : #define KINETIS_SIM_CORESYS_CLK 0
12 0 : #define KINETIS_SIM_PLATFORM_CLK 1
13 0 : #define KINETIS_SIM_BUS_CLK 2
14 0 : #define KINETIS_SIM_FAST_PERIPHERAL_CLK 5
15 0 : #define KINETIS_SIM_LPO_CLK 19
16 0 : #define KINETIS_SIM_DMAMUX_CLK KINETIS_SIM_BUS_CLK
17 0 : #define KINETIS_SIM_DMA_CLK KINETIS_SIM_CORESYS_CLK
18 0 : #define KINETIS_SIM_SIM_SOPT7 7
19 0 : #define KINETIS_SIM_OSCERCLK 8
20 0 : #define KINETIS_SIM_MCGIRCLK 12
21 0 : #define KINETIS_SIM_MCGPCLK 18
22 :
23 0 : #define KINETIS_SIM_PLLFLLSEL_MCGFLLCLK 0
24 0 : #define KINETIS_SIM_PLLFLLSEL_MCGPLLCLK 1
25 0 : #define KINETIS_SIM_PLLFLLSEL_IRC48MHZ 3
26 :
27 0 : #define KINETIS_SIM_ER32KSEL_OSC32KCLK 0
28 0 : #define KINETIS_SIM_ER32KSEL_RTC 2
29 0 : #define KINETIS_SIM_ER32KSEL_LPO1KHZ 3
30 :
31 0 : #define KINETIS_SIM_ENET_CLK 4321
32 0 : #define KINETIS_SIM_ENET_1588_CLK 4322
33 :
34 0 : #define KINETIS_SIM_CMP_CLK 4323
35 0 : #define KINETIS_SIM_VREF_CLK 4324
36 :
37 : #endif /* ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_KINETIS_SIM_H_ */
|