apidoc/latest/stm32g4__clock_8h_source.html

/*

 * Copyright (c) 2022 Linaro Limited

 *

 * SPDX-License-Identifier: Apache-2.0

 */

#ifndef ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_STM32G4_CLOCK_H_

#define ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_STM32G4_CLOCK_H_


#include "stm32_common_clocks.h"


#define STM32_CLOCK_BUS_AHB1    0x048

#define STM32_CLOCK_BUS_AHB2    0x04c

#define STM32_CLOCK_BUS_AHB3    0x050

#define STM32_CLOCK_BUS_APB1    0x058

#define STM32_CLOCK_BUS_APB1_2  0x05c

#define STM32_CLOCK_BUS_APB2    0x060


#define STM32_PERIPH_BUS_MIN    STM32_CLOCK_BUS_AHB1

#define STM32_PERIPH_BUS_MAX    STM32_CLOCK_BUS_APB2


/* RM0440, § Clock configuration register (RCC_CCIPRx) */


/* defined in stm32_common_clocks.h */


/* Low speed clocks defined in stm32_common_clocks.h */

#define STM32_SRC_HSI           (STM32_SRC_LSI + 1)

#define STM32_SRC_HSI48         (STM32_SRC_HSI + 1)

#define STM32_SRC_HSE           (STM32_SRC_HSI48 + 1)

#define STM32_SRC_MSI           (STM32_SRC_HSE + 1)

#define STM32_SRC_PCLK          (STM32_SRC_MSI + 1)

#define STM32_SRC_PLL_P         (STM32_SRC_PCLK + 1)

#define STM32_SRC_PLL_Q         (STM32_SRC_PLL_P + 1)

#define STM32_SRC_PLL_R         (STM32_SRC_PLL_Q + 1)

/* TODO: PLLSAI clocks */


#define STM32_CLOCK_REG_MASK    0xFFU

#define STM32_CLOCK_REG_SHIFT   0U

#define STM32_CLOCK_SHIFT_MASK  0x1FU

#define STM32_CLOCK_SHIFT_SHIFT 8U

#define STM32_CLOCK_MASK_MASK   0x7U

#define STM32_CLOCK_MASK_SHIFT  13U

#define STM32_CLOCK_VAL_MASK    0x7U

#define STM32_CLOCK_VAL_SHIFT   16U


#define STM32_DOMAIN_CLOCK(val, mask, shift, reg)                                       \

        ((((reg) & STM32_CLOCK_REG_MASK) << STM32_CLOCK_REG_SHIFT) |            \

         (((shift) & STM32_CLOCK_SHIFT_MASK) << STM32_CLOCK_SHIFT_SHIFT) |      \

         (((mask) & STM32_CLOCK_MASK_MASK) << STM32_CLOCK_MASK_SHIFT) |         \

         (((val) & STM32_CLOCK_VAL_MASK) << STM32_CLOCK_VAL_SHIFT))


#define CCIPR_REG               0x88

#define CCIPR2_REG              0x9C


#define BDCR_REG                0x90


#define USART1_SEL(val)         STM32_DOMAIN_CLOCK(val, 3, 0, CCIPR_REG)

#define USART2_SEL(val)         STM32_DOMAIN_CLOCK(val, 3, 2, CCIPR_REG)

#define USART3_SEL(val)         STM32_DOMAIN_CLOCK(val, 3, 4, CCIPR_REG)

#define USART4_SEL(val)         STM32_DOMAIN_CLOCK(val, 3, 6, CCIPR_REG)

#define USART5_SEL(val)         STM32_DOMAIN_CLOCK(val, 3, 8, CCIPR_REG)

#define LPUART1_SEL(val)        STM32_DOMAIN_CLOCK(val, 3, 10, CCIPR_REG)

#define I2C1_SEL(val)           STM32_DOMAIN_CLOCK(val, 3, 12, CCIPR_REG)

#define I2C2_SEL(val)           STM32_DOMAIN_CLOCK(val, 3, 14, CCIPR_REG)

#define I2C3_SEL(val)           STM32_DOMAIN_CLOCK(val, 3, 16, CCIPR_REG)

#define LPTIM1_SEL(val)         STM32_DOMAIN_CLOCK(val, 3, 18, CCIPR_REG)

#define SAI1_SEL(val)           STM32_DOMAIN_CLOCK(val, 3, 20, CCIPR_REG)

#define I2S23_SEL(val)          STM32_DOMAIN_CLOCK(val, 3, 22, CCIPR_REG)

#define FDCAN_SEL(val)          STM32_DOMAIN_CLOCK(val, 3, 24, CCIPR_REG)

#define CLK48_SEL(val)          STM32_DOMAIN_CLOCK(val, 3, 26, CCIPR_REG)

#define ADC12_SEL(val)          STM32_DOMAIN_CLOCK(val, 3, 28, CCIPR_REG)

#define ADC34_SEL(val)          STM32_DOMAIN_CLOCK(val, 3, 30, CCIPR_REG)

#define I2C4_SEL(val)           STM32_DOMAIN_CLOCK(val, 3, 0, CCIPR2_REG)

#define QSPI_SEL(val)           STM32_DOMAIN_CLOCK(val, 3, 20, CCIPR2_REG)

#define RTC_SEL(val)            STM32_DOMAIN_CLOCK(val, 3, 8, BDCR_REG)


#endif /* ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_STM32G4_CLOCK_H_ */

stm32_common_clocks.h