Zephyr API Documentation
4.4.99
A Scalable Open Source RTOS
Loading...
Searching...
No Matches
alif-balletto-clocks.h
Go to the documentation of this file.
1
/*
2
* SPDX-FileCopyrightText: Copyright Alif Semiconductor
3
* SPDX-License-Identifier: Apache-2.0
4
*/
5
6
#ifndef ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_ALIF_BALLETTO_CLOCKS_H_
7
#define ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_ALIF_BALLETTO_CLOCKS_H_
8
16
17
#include "
alif-clocks-common.h
"
18
23
25
#define ALIF_UART_CTRL_REG 0x08U
26
28
33
35
#define ALIF_UART0_SYST_PCLK \
36
ALIF_CLK_CFG(CLKCTL_PER_SLV, UART_CTRL, 0U, 1U, 1U, 1U, 8U, ALIF_PARENT_CLK_SYST_PCLK)
37
38
#define ALIF_UART1_SYST_PCLK \
39
ALIF_CLK_CFG(CLKCTL_PER_SLV, UART_CTRL, 1U, 1U, 1U, 1U, 9U, ALIF_PARENT_CLK_SYST_PCLK)
40
41
#define ALIF_UART2_SYST_PCLK \
42
ALIF_CLK_CFG(CLKCTL_PER_SLV, UART_CTRL, 2U, 1U, 1U, 1U, 10U, ALIF_PARENT_CLK_SYST_PCLK)
43
44
#define ALIF_UART3_SYST_PCLK \
45
ALIF_CLK_CFG(CLKCTL_PER_SLV, UART_CTRL, 3U, 1U, 1U, 1U, 11U, ALIF_PARENT_CLK_SYST_PCLK)
46
47
#define ALIF_UART4_SYST_PCLK \
48
ALIF_CLK_CFG(CLKCTL_PER_SLV, UART_CTRL, 4U, 1U, 1U, 1U, 12U, ALIF_PARENT_CLK_SYST_PCLK)
49
50
#define ALIF_UART5_SYST_PCLK \
51
ALIF_CLK_CFG(CLKCTL_PER_SLV, UART_CTRL, 5U, 1U, 1U, 1U, 13U, ALIF_PARENT_CLK_SYST_PCLK)
52
54
55
#endif
/* ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_ALIF_BALLETTO_CLOCKS_H_ */
alif-clocks-common.h
Common clock definitions for Alif Semiconductor SoC families.
zephyr
dt-bindings
clock
alif-balletto-clocks.h
Generated on
for Zephyr API Documentation by
1.16.1