14#if defined(CONFIG_AARCH32_ARMV8_R)
15#define MPU_IR_REGION_Msk (0xFFU)
16#define MPU_IR_REGION_Pos 8U
18#define MPU_RBAR_BASE_Pos 6U
19#define MPU_RBAR_BASE_Msk (0x3FFFFFFFFFFFFFFUL << MPU_RBAR_BASE_Pos)
20#define MPU_RBAR_SH_Pos 3U
21#define MPU_RBAR_SH_Msk (0x3UL << MPU_RBAR_SH_Pos)
22#define MPU_RBAR_AP_Pos 1U
23#define MPU_RBAR_AP_Msk (0x3UL << MPU_RBAR_AP_Pos)
25#define MPU_RBAR_XN_Pos 0U
26#define MPU_RBAR_XN_Msk (0x1UL << MPU_RBAR_XN_Pos)
29#define MPU_RLAR_LIMIT_Pos 6U
30#define MPU_RLAR_LIMIT_Msk (0x3FFFFFFFFFFFFFFUL << MPU_RLAR_LIMIT_Pos)
31#define MPU_RLAR_AttrIndx_Pos 1U
32#define MPU_RLAR_AttrIndx_Msk (0x7UL << MPU_RLAR_AttrIndx_Pos)
33#define MPU_RLAR_EN_Msk (0x1UL)
35#include <cmsis_core.h>
46#define P_RW_U_NA_Msk ((P_RW_U_NA << MPU_RBAR_AP_Pos) & MPU_RBAR_AP_Msk)
52#define P_RW_U_RW_Msk ((P_RW_U_RW << MPU_RBAR_AP_Pos) & MPU_RBAR_AP_Msk)
54#define FULL_ACCESS 0x1
55#define FULL_ACCESS_Msk ((FULL_ACCESS << MPU_RBAR_AP_Pos) & MPU_RBAR_AP_Msk)
58#define P_RO_U_NA_Msk ((P_RO_U_NA << MPU_RBAR_AP_Pos) & MPU_RBAR_AP_Msk)
61#define P_RO_U_RO_Msk ((P_RO_U_RO << MPU_RBAR_AP_Pos) & MPU_RBAR_AP_Msk)
64#define RO_Msk ((RO << MPU_RBAR_AP_Pos) & MPU_RBAR_AP_Msk)
67#define NOT_EXEC MPU_RBAR_XN_Msk
70#define NON_SHAREABLE 0x0
71#define NON_SHAREABLE_Msk \
72 ((NON_SHAREABLE << MPU_RBAR_SH_Pos) & MPU_RBAR_SH_Msk)
73#define OUTER_SHAREABLE 0x2
74#define OUTER_SHAREABLE_Msk \
75 ((OUTER_SHAREABLE << MPU_RBAR_SH_Pos) & MPU_RBAR_SH_Msk)
76#define INNER_SHAREABLE 0x3
77#define INNER_SHAREABLE_Msk \
78 ((INNER_SHAREABLE << MPU_RBAR_SH_Pos) & MPU_RBAR_SH_Msk)
81#define REGION_LIMIT_ADDR(base, size) \
82 (((base & MPU_RBAR_BASE_Msk) + size - 1) & MPU_RLAR_LIMIT_Msk)
104#define DEVICE_nGnRnE 0x0U
105#define DEVICE_nGnRE 0x4U
106#define DEVICE_nGRE 0x8U
107#define DEVICE_GRE 0xCU
110#define R_NON_W_NON 0x0
111#define R_NON_W_ALLOC 0x1
112#define R_ALLOC_W_NON 0x2
113#define R_ALLOC_W_ALLOC 0x3
116#define NORMAL_O_WT_NT 0x80
117#define NORMAL_O_WB_NT 0xC0
118#define NORMAL_O_NON_C 0x40
120#define NORMAL_I_WT_NT 0x08
121#define NORMAL_I_WB_NT 0x0C
122#define NORMAL_I_NON_C 0x04
124#define NORMAL_OUTER_INNER_WRITE_THROUGH_READ_ALLOCATE_NON_TRANS \
125 ((NORMAL_O_WT_NT | (R_ALLOC_W_NON << 4)) \
127 (NORMAL_I_WT_NT | R_ALLOC_W_NON)) \
129#define NORMAL_OUTER_INNER_WRITE_BACK_WRITE_READ_ALLOCATE_NON_TRANS \
130 ((NORMAL_O_WB_NT | (R_ALLOC_W_ALLOC << 4)) \
132 (NORMAL_I_WB_NT | R_ALLOC_W_ALLOC))
134#define NORMAL_OUTER_INNER_NON_CACHEABLE \
135 ((NORMAL_O_NON_C | (R_NON_W_NON << 4)) \
137 (NORMAL_I_NON_C | R_NON_W_NON))
140#define MPU_CACHE_ATTRIBUTES_FLASH \
141 NORMAL_OUTER_INNER_WRITE_THROUGH_READ_ALLOCATE_NON_TRANS
142#define MPU_CACHE_ATTRIBUTES_SRAM \
143 NORMAL_OUTER_INNER_WRITE_BACK_WRITE_READ_ALLOCATE_NON_TRANS
144#define MPU_CACHE_ATTRIBUTES_SRAM_NOCACHE \
145 NORMAL_OUTER_INNER_NON_CACHEABLE
148#define MPU_MAIR_ATTR_FLASH MPU_CACHE_ATTRIBUTES_FLASH
149#define MPU_MAIR_INDEX_FLASH 0
150#define MPU_MAIR_ATTR_SRAM MPU_CACHE_ATTRIBUTES_SRAM
151#define MPU_MAIR_INDEX_SRAM 1
152#define MPU_MAIR_ATTR_SRAM_NOCACHE MPU_CACHE_ATTRIBUTES_SRAM_NOCACHE
153#define MPU_MAIR_INDEX_SRAM_NOCACHE 2
154#define MPU_MAIR_ATTR_DEVICE DEVICE_nGnRnE
155#define MPU_MAIR_INDEX_DEVICE 3
161#define MPU_MAIR_ATTRS \
162 ((MPU_MAIR_ATTR_FLASH << (MPU_MAIR_INDEX_FLASH * 8)) | \
163 (MPU_MAIR_ATTR_SRAM << (MPU_MAIR_INDEX_SRAM * 8)) | \
164 (MPU_MAIR_ATTR_SRAM_NOCACHE << (MPU_MAIR_INDEX_SRAM_NOCACHE * 8)) | \
165 (MPU_MAIR_ATTR_DEVICE << (MPU_MAIR_INDEX_DEVICE * 8)))
176#if defined(CONFIG_AARCH32_ARMV8_R)
178#define ARM_MPU_REGION_INIT(p_name, p_base, p_size, p_attr) \
181 .attr = p_attr(p_base + p_size), \
184#define REGION_RAM_ATTR(limit) \
187 P_RW_U_NA_Msk | NON_SHAREABLE_Msk, \
189 .mair_idx = MPU_MAIR_INDEX_SRAM, \
190 .r_limit = limit - 1, \
193#define REGION_RAM_TEXT_ATTR(limit) \
195 .rbar = P_RO_U_RO_Msk | NON_SHAREABLE_Msk, \
197 .mair_idx = MPU_MAIR_INDEX_SRAM, \
198 .r_limit = limit - 1, \
201#define REGION_RAM_RO_ATTR(limit) \
204 P_RO_U_RO_Msk | NON_SHAREABLE_Msk, \
206 .mair_idx = MPU_MAIR_INDEX_SRAM, \
207 .r_limit = limit - 1, \
209#define REGION_RAM_NOCACHE_ATTR(limit) \
212 P_RW_U_NA_Msk | NON_SHAREABLE_Msk, \
214 .mair_idx = MPU_MAIR_INDEX_SRAM_NOCACHE, \
215 .r_limit = limit - 1, \
217#if defined(CONFIG_MPU_ALLOW_FLASH_WRITE)
221#define REGION_FLASH_ATTR(limit) \
223 .rbar = P_RW_U_RW_Msk | NON_SHAREABLE_Msk, \
225 .mair_idx = MPU_MAIR_INDEX_FLASH, \
226 .r_limit = limit - 1, \
229#define REGION_FLASH_ATTR(limit) \
231 .rbar = RO_Msk | NON_SHAREABLE_Msk, \
233 .mair_idx = MPU_MAIR_INDEX_FLASH, \
234 .r_limit = limit - 1, \
238#define REGION_DEVICE_ATTR(limit) \
241 .rbar = NOT_EXEC | P_RW_U_NA_Msk | NON_SHAREABLE_Msk, \
243 .mair_idx = MPU_MAIR_INDEX_DEVICE, \
245 .r_limit = limit - 1, \
249#define ARM_MPU_REGION_INIT(p_name, p_base, p_size, p_attr) \
252 .attr = p_attr(p_base, p_size), \
259#define REGION_RAM_ATTR(base, size) \
261 .rbar = IF_ENABLED(CONFIG_XIP, (NOT_EXEC |)) \
262 P_RW_U_NA_Msk | NON_SHAREABLE_Msk, \
264 .mair_idx = MPU_MAIR_INDEX_SRAM, \
265 .r_limit = REGION_LIMIT_ADDR(base, size), \
268#define REGION_RAM_NOCACHE_ATTR(base, size) \
271 P_RW_U_NA_Msk | NON_SHAREABLE_Msk, \
273 .mair_idx = MPU_MAIR_INDEX_SRAM_NOCACHE, \
274 .r_limit = REGION_LIMIT_ADDR(base, size), \
277#if defined(CONFIG_MPU_ALLOW_FLASH_WRITE)
281#define REGION_FLASH_ATTR(base, size) \
283 .rbar = P_RW_U_RW_Msk | NON_SHAREABLE_Msk, \
285 .mair_idx = MPU_MAIR_INDEX_FLASH, \
286 .r_limit = REGION_LIMIT_ADDR(base, size), \
289#define REGION_FLASH_ATTR(base, size) \
291 .rbar = RO_Msk | NON_SHAREABLE_Msk, \
293 .mair_idx = MPU_MAIR_INDEX_FLASH, \
294 .r_limit = REGION_LIMIT_ADDR(base, size), \
298#define REGION_DEVICE_ATTR(base, size) \
301 .rbar = NOT_EXEC | P_RW_U_NA_Msk | NON_SHAREABLE_Msk, \
302 .mair_idx = MPU_MAIR_INDEX_DEVICE, \
303 .r_limit = REGION_LIMIT_ADDR(base, size), \
336#define K_MEM_PARTITION_P_RW_U_RW ((k_mem_partition_attr_t) \
337 {(P_RW_U_RW_Msk | NOT_EXEC), MPU_MAIR_INDEX_SRAM})
338#define K_MEM_PARTITION_P_RW_U_NA ((k_mem_partition_attr_t) \
339 {(P_RW_U_NA_Msk | NOT_EXEC), MPU_MAIR_INDEX_SRAM})
340#define K_MEM_PARTITION_P_RO_U_RO ((k_mem_partition_attr_t) \
341 {(P_RO_U_RO_Msk | NOT_EXEC), MPU_MAIR_INDEX_SRAM})
342#define K_MEM_PARTITION_P_RO_U_NA ((k_mem_partition_attr_t) \
343 {(P_RO_U_NA_Msk | NOT_EXEC), MPU_MAIR_INDEX_SRAM})
346#define K_MEM_PARTITION_P_RWX_U_RWX ((k_mem_partition_attr_t) \
347 {(P_RW_U_RW_Msk), MPU_MAIR_INDEX_SRAM})
348#define K_MEM_PARTITION_P_RX_U_RX ((k_mem_partition_attr_t) \
349 {(P_RO_U_RO_Msk), MPU_MAIR_INDEX_SRAM})
359#define K_MEM_PARTITION_IS_WRITABLE(attr) \
361 int __is_writable__; \
362 switch (attr.rbar & MPU_RBAR_AP_Msk) { \
363 case P_RW_U_RW_Msk: \
364 case P_RW_U_NA_Msk: \
365 __is_writable__ = 1; \
368 __is_writable__ = 0; \
382#define K_MEM_PARTITION_IS_EXECUTABLE(attr) \
383 (!((attr.rbar) & (NOT_EXEC)))
388#define K_MEM_PARTITION_P_RW_U_RW_NOCACHE ((k_mem_partition_attr_t) \
389 {(P_RW_U_RW_Msk | NOT_EXEC | OUTER_SHAREABLE_Msk), \
390 MPU_MAIR_INDEX_SRAM_NOCACHE})
391#define K_MEM_PARTITION_P_RW_U_NA_NOCACHE ((k_mem_partition_attr_t) \
392 {(P_RW_U_NA_Msk | NOT_EXEC | OUTER_SHAREABLE_Msk), \
393 MPU_MAIR_INDEX_SRAM_NOCACHE})
394#define K_MEM_PARTITION_P_RO_U_RO_NOCACHE ((k_mem_partition_attr_t) \
395 {(P_RO_U_RO_Msk | NOT_EXEC | OUTER_SHAREABLE_Msk), \
396 MPU_MAIR_INDEX_SRAM_NOCACHE})
397#define K_MEM_PARTITION_P_RO_U_NA_NOCACHE ((k_mem_partition_attr_t) \
398 {(P_RO_U_NA_Msk | NOT_EXEC | OUTER_SHAREABLE_Msk), \
399 MPU_MAIR_INDEX_SRAM_NOCACHE})
402#define K_MEM_PARTITION_P_RWX_U_RWX_NOCACHE ((k_mem_partition_attr_t) \
403 {(P_RW_U_RW_Msk | OUTER_SHAREABLE_Msk), MPU_MAIR_INDEX_SRAM_NOCACHE})
404#define K_MEM_PARTITION_P_RX_U_RX_NOCACHE ((k_mem_partition_attr_t) \
405 {(P_RO_U_RO_Msk | OUTER_SHAREABLE_Msk), MPU_MAIR_INDEX_SRAM_NOCACHE})
409#define _ARCH_MEM_PARTITION_ALIGN_CHECK(start, size) \
410 BUILD_ASSERT((size > 0) && ((uint32_t)start % \
411 CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE == 0U) && \
412 ((size) % CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE == 0), \
413 " the start and size of the partition must align " \
414 "with the minimum MPU region size.")
uint32_t k_mem_partition_attr_t
Definition arch.h:346
__UINT32_TYPE__ uint32_t
Definition stdint.h:90
__UINT8_TYPE__ uint8_t
Definition stdint.h:88
__UINT16_TYPE__ uint16_t
Definition stdint.h:89
Definition arm_mpu_v7m.h:152
uint8_t rbar
Definition arm_mpu_v8.h:309
uint32_t r_limit
Definition arm_mpu_v8.h:313
uint8_t mair_idx
Definition arm_mpu_v8.h:311
uint16_t rbar
Definition arm_mpu_v8.h:320
uint16_t mair_idx
Definition arm_mpu_v8.h:321