Zephyr API Documentation 4.5.0-rc1
A Scalable Open Source RTOS
Loading...
Searching...
No Matches
ifx_clock_source_common.h
Go to the documentation of this file.
1/*
2 * SPDX-FileCopyrightText: Copyright (c) 2026 Infineon Technologies AG,
3 * SPDX-FileCopyrightText: or an affiliate of Infineon Technologies AG. All rights reserved.
4 *
5 * SPDX-License-Identifier: Apache-2.0
6 */
7
8#ifndef ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_IFX_CLOCK_SOURCE_COMMON_H_
9#define ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_IFX_CLOCK_SOURCE_COMMON_H_
10
11#define CLK_SOURCE_IHO
12#define CLK_SOURCE_PILO
13
14#define IFX_IHO 1
15#define IFX_IMO 2
16#define IFX_ECO 3
17#define IFX_EXT 4
18#define IFX_ALTHF 5
19#define IFX_ALTLF 6
20#define IFX_ILO 7
21#define IFX_PILO 8
22#define IFX_WCO 9
23#define IFX_MFO 10
24#define IFX_PATHMUX 11
25#define IFX_FLL 12
26#define IFX_PLL200 13
27#define IFX_PLL400 14
28#define IFX_ECO_PRESCALER 15
29#define IFX_LF 16
30#define IFX_MF 17
31#define IFX_HF 18
32#define IFX_PUMP 19
33#define IFX_BAK 20
34#define IFX_ALT_SYS_TICK 21
35#define IFX_PERI 22
36#define IFX_DPLL250_0 23
37#define IFX_DPLL250_1 24
38#define IFX_DPLL500 25
39
40#define IFX_CLK_HF_NO_DIVIDE 0
41#define IFX_CLK_HF_DIVIDE_BY_2 1
42#define IFX_CLK_HF_DIVIDE_BY_3 2
43#define IFX_CLK_HF_DIVIDE_BY_4 3
44#define IFX_CLK_HF_DIVIDE_BY_5 4
45#define IFX_CLK_HF_DIVIDE_BY_6 5
46#define IFX_CLK_HF_DIVIDE_BY_7 6
47#define IFX_CLK_HF_DIVIDE_BY_8 7
48#define IFX_CLK_HF_DIVIDE_BY_9 8
49#define IFX_CLK_HF_DIVIDE_BY_10 9
50#define IFX_CLK_HF_DIVIDE_BY_11 10
51#define IFX_CLK_HF_DIVIDE_BY_12 11
52#define IFX_CLK_HF_DIVIDE_BY_13 12
53#define IFX_CLK_HF_DIVIDE_BY_14 13
54#define IFX_CLK_HF_DIVIDE_BY_15 14
55#define IFX_CLK_HF_DIVIDE_BY_16 15
56#define IFX_CLK_HF_MAX_DIVIDER
57
58#define IFX_CLK_HF_IN_CLKPATH0 0
59#define IFX_CLK_HF_IN_CLKPATH1 1
60#define IFX_CLK_HF_IN_CLKPATH2 2
61#define IFX_CLK_HF_IN_CLKPATH3 3
62#define IFX_CLK_HF_IN_CLKPATH4 4
63#define IFX_CLK_HF_IN_CLKPATH5 5
64#define IFX_CLK_HF_IN_CLKPATH6 6
65#define IFX_CLK_HF_IN_CLKPATH7 7
66#define IFX_CLK_HF_IN_CLKPATH8 8
67#define IFX_CLK_HF_IN_CLKPATH9 9
68#define IFX_CLK_HF_IN_CLKPATH10 10
69#define IFX_CLK_HF_IN_CLKPATH11 11
70#define IFX_CLK_HF_IN_CLKPATH12 12
71#define IFX_CLK_HF_IN_CLKPATH13 13
72#define IFX_CLK_HF_IN_CLKPATH14 14
73#define IFX_CLK_HF_IN_CLKPATH15 15
74
75/* Target resource types for peripheral dividers */
76#define IFX_RSC_ADC 0
77#define IFX_RSC_ADCMIC 1
78#define IFX_RSC_BLESS 2
79#define IFX_RSC_CAN 3
80#define IFX_RSC_CLKPATH 4
81#define IFX_RSC_CLOCK 5
82#define IFX_RSC_CRYPTO 6
83#define IFX_RSC_DAC 7
84#define IFX_RSC_DMA 8
85#define IFX_RSC_DW 9
86#define IFX_RSC_ETH 10
87#define IFX_RSC_GPIO 11
88#define IFX_RSC_I2S 12
89#define IFX_RSC_I3C 13
90#define IFX_RSC_KEYSCAN 14
91#define IFX_RSC_LCD 15
92#define IFX_RSC_LIN 16
93#define IFX_RSC_LPCOMP 17
94#define IFX_RSC_LPTIMER 18
95#define IFX_RSC_OPAMP 19
96#define IFX_RSC_PDM 20
97#define IFX_RSC_PTC 21
98#define IFX_RSC_SMIF 22
99#define IFX_RSC_RTC 23
100#define IFX_RSC_SCB 24
101#define IFX_RSC_SDHC 25
102#define IFX_RSC_SDIODEV 26
103#define IFX_RSC_TCPWM 27
104#define IFX_RSC_TDM 28
105#define IFX_RSC_UDB 29
106#define IFX_RSC_USB 30
107#define IFX_RSC_INVALID 31
108
109#endif /* ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_IFX_CLOCK_SOURCE_COMMON_H_ */