Zephyr API Documentation 4.4.99
A Scalable Open Source RTOS
Loading...
Searching...
No Matches
infineon-autanalog.h
Go to the documentation of this file.
1/*
2 * Copyright (c) 2026 Infineon Technologies AG,
3 * or an affiliate of Infineon Technologies AG.
4 *
5 * SPDX-License-Identifier: Apache-2.0
6 */
7
15
16#ifndef ZEPHYR_INCLUDE_DT_BINDINGS_MFD_INFINEON_AUTANALOG_H_
17#define ZEPHYR_INCLUDE_DT_BINDINGS_MFD_INFINEON_AUTANALOG_H_
18
23#define IFX_AUTANALOG_AC_ACTION_STOP 0
24#define IFX_AUTANALOG_AC_ACTION_NEXT 1
25#define IFX_AUTANALOG_AC_ACTION_WAIT_FOR 2
26#define IFX_AUTANALOG_AC_ACTION_BRANCH_IF_TRUE 3
27#define IFX_AUTANALOG_AC_ACTION_BRANCH_IF_FALSE 4
28#define IFX_AUTANALOG_AC_ACTION_BRANCH_IF_TRUE_CLR 5
29#define IFX_AUTANALOG_AC_ACTION_BRANCH_IF_FALSE_CLR 6
31
36#define IFX_AUTANALOG_AC_COND_FALSE 0
37#define IFX_AUTANALOG_AC_COND_TRUE 1
38#define IFX_AUTANALOG_AC_COND_BLOCK_READY 2
39#define IFX_AUTANALOG_AC_COND_CNT_DONE 3
40#define IFX_AUTANALOG_AC_COND_SAR_DONE 4
41#define IFX_AUTANALOG_AC_COND_SAR_EOS 5
42#define IFX_AUTANALOG_AC_COND_SAR_RANGE0 6
43#define IFX_AUTANALOG_AC_COND_SAR_RANGE1 7
44#define IFX_AUTANALOG_AC_COND_SAR_RANGE2 8
45#define IFX_AUTANALOG_AC_COND_SAR_RANGE3 9
46#define IFX_AUTANALOG_AC_COND_SAR_BUSY 10
47#define IFX_AUTANALOG_AC_COND_SAR_FIR0_DONE 11
48#define IFX_AUTANALOG_AC_COND_SAR_FIR1_DONE 12
49#define IFX_AUTANALOG_AC_COND_SAR_FIFO_DONE 13
50#define IFX_AUTANALOG_AC_COND_SAR_FIR0_FIFO_DONE 14
51#define IFX_AUTANALOG_AC_COND_SAR_FIR1_FIFO_DONE 15
52#define IFX_AUTANALOG_AC_COND_PTCOMP_STROBE0 16
53#define IFX_AUTANALOG_AC_COND_PTCOMP_STROBE1 17
54#define IFX_AUTANALOG_AC_COND_PTCOMP_CMP0 18
55#define IFX_AUTANALOG_AC_COND_PTCOMP_CMP1 19
56#define IFX_AUTANALOG_AC_COND_PTCOMP_RANGE0 20
57#define IFX_AUTANALOG_AC_COND_PTCOMP_RANGE1 21
58#define IFX_AUTANALOG_AC_COND_CTB0_CMP0 22
59#define IFX_AUTANALOG_AC_COND_CTB0_CMP1 23
60#define IFX_AUTANALOG_AC_COND_CTB1_CMP0 24
61#define IFX_AUTANALOG_AC_COND_CTB1_CMP1 25
62#define IFX_AUTANALOG_AC_COND_CHIP_ACTIVE 32
63#define IFX_AUTANALOG_AC_COND_CHIP_DEEPSLEEP 33
64#define IFX_AUTANALOG_AC_COND_TR_IN0 34
65#define IFX_AUTANALOG_AC_COND_TR_IN1 35
66#define IFX_AUTANALOG_AC_COND_TR_IN2 36
67#define IFX_AUTANALOG_AC_COND_TR_IN3 37
68#define IFX_AUTANALOG_AC_COND_TR_IN_WAKE 38
69#define IFX_AUTANALOG_AC_COND_TIMER_DONE_WAKE 39
70#define IFX_AUTANALOG_AC_COND_CTB0_CMP0_WAKE 40
71#define IFX_AUTANALOG_AC_COND_CTB0_CMP1_WAKE 41
72#define IFX_AUTANALOG_AC_COND_CTB1_CMP0_WAKE 42
73#define IFX_AUTANALOG_AC_COND_CTB1_CMP1_WAKE 43
74#define IFX_AUTANALOG_AC_COND_PTCOMP_CMP0_WAKE 44
75#define IFX_AUTANALOG_AC_COND_PTCOMP_CMP1_WAKE 45
76#define IFX_AUTANALOG_AC_COND_FIFO_LEVEL0 46
77#define IFX_AUTANALOG_AC_COND_FIFO_LEVEL1 47
78#define IFX_AUTANALOG_AC_COND_FIFO_LEVEL2 48
79#define IFX_AUTANALOG_AC_COND_FIFO_LEVEL3 49
80#define IFX_AUTANALOG_AC_COND_FIFO_LEVEL4 50
81#define IFX_AUTANALOG_AC_COND_FIFO_LEVEL5 51
82#define IFX_AUTANALOG_AC_COND_FIFO_LEVEL6 52
83#define IFX_AUTANALOG_AC_COND_FIFO_LEVEL7 53
84#define IFX_AUTANALOG_AC_COND_DAC0_RANGE0 54
85#define IFX_AUTANALOG_AC_COND_DAC0_RANGE1 55
86#define IFX_AUTANALOG_AC_COND_DAC0_RANGE2 56
87#define IFX_AUTANALOG_AC_COND_DAC0_EPOCH 57
88#define IFX_AUTANALOG_AC_COND_DAC0_STROBE 58
89#define IFX_AUTANALOG_AC_COND_DAC1_RANGE0 59
90#define IFX_AUTANALOG_AC_COND_DAC1_RANGE1 60
91#define IFX_AUTANALOG_AC_COND_DAC1_RANGE2 61
92#define IFX_AUTANALOG_AC_COND_DAC1_EPOCH 62
93#define IFX_AUTANALOG_AC_COND_DAC1_STROBE 63
95
100#define IFX_AUTANALOG_AC_GPIO_OUT_DISABLED 0x0
101#define IFX_AUTANALOG_AC_GPIO_OUT0 0x1
102#define IFX_AUTANALOG_AC_GPIO_OUT1 0x2
103#define IFX_AUTANALOG_AC_GPIO_OUT2 0x4
104#define IFX_AUTANALOG_AC_GPIO_OUT3 0x8
106
111#define IFX_AUTANALOG_CTB_OA_GAIN_1_00 0
112#define IFX_AUTANALOG_CTB_OA_GAIN_1_42 1
113#define IFX_AUTANALOG_CTB_OA_GAIN_2_00 2
114#define IFX_AUTANALOG_CTB_OA_GAIN_2_78 3
115#define IFX_AUTANALOG_CTB_OA_GAIN_4_00 4
116#define IFX_AUTANALOG_CTB_OA_GAIN_5_82 5
117#define IFX_AUTANALOG_CTB_OA_GAIN_8_00 6
118#define IFX_AUTANALOG_CTB_OA_GAIN_10_67 7
119#define IFX_AUTANALOG_CTB_OA_GAIN_16_00 8
120#define IFX_AUTANALOG_CTB_OA_GAIN_21_33 9
121#define IFX_AUTANALOG_CTB_OA_GAIN_32_00 10
123
128#define IFX_AUTANALOG_DAC_DIR_DISABLED 0
129#define IFX_AUTANALOG_DAC_DIR_FORWARD 1
130#define IFX_AUTANALOG_DAC_DIR_REVERSE 2
132
133#endif /* ZEPHYR_INCLUDE_DT_BINDINGS_MFD_INFINEON_AUTANALOG_H_ */