7#ifndef ZEPHYR_INCLUDE_DRIVERS_INTERRUPT_CONTROLLER_INTC_ESP32C3_H_
8#define ZEPHYR_INCLUDE_DRIVERS_INTERRUPT_CONTROLLER_INTC_ESP32C3_H_
19#define ESP_INTR_FLAG_LEVEL1 (1<<1)
20#define ESP_INTR_FLAG_LEVEL2 (1<<2)
21#define ESP_INTR_FLAG_LEVEL3 (1<<3)
22#define ESP_INTR_FLAG_LEVEL4 (1<<4)
23#define ESP_INTR_FLAG_LEVEL5 (1<<5)
24#define ESP_INTR_FLAG_LEVEL6 (1<<6)
25#define ESP_INTR_FLAG_NMI (1<<7)
26#define ESP_INTR_FLAG_SHARED (1<<8)
27#define ESP_INTR_FLAG_EDGE (1<<9)
28#define ESP_INTR_FLAG_IRAM (1<<10)
29#define ESP_INTR_FLAG_INTRDISABLED (1<<11)
32#define ESP_INTR_FLAG_LOWMED (ESP_INTR_FLAG_LEVEL1|ESP_INTR_FLAG_LEVEL2|ESP_INTR_FLAG_LEVEL3)
35#define ESP_INTR_FLAG_HIGH (ESP_INTR_FLAG_LEVEL4|ESP_INTR_FLAG_LEVEL5|ESP_INTR_FLAG_LEVEL6| \
39#define ESP_INTR_FLAG_LEVELMASK (ESP_INTR_FLAG_LEVEL1|ESP_INTR_FLAG_LEVEL2|ESP_INTR_FLAG_LEVEL3| \
40 ESP_INTR_FLAG_LEVEL4|ESP_INTR_FLAG_LEVEL5|ESP_INTR_FLAG_LEVEL6| \
46#define ESP_PRIO_TO_FLAGS(priority) \
47 ((priority) > 0 ? ((1 << (priority)) & ESP_INTR_FLAG_LEVELMASK) : 0)
52#define ESP_INT_FLAGS_CHECK(int_flags) ((int_flags) & ESP_INTR_FLAG_SHARED)
int esp_intr_alloc(int source, int flags, isr_handler_t handler, void *arg, void **ret_handle)
Allocate an interrupt with the given parameters.
int esp_intr_disable(int source)
Disable the interrupt associated with the source.
uint32_t esp_intr_get_enabled_intmask(int status_mask_number)
Gets the current enabled interrupts.
void(* isr_handler_t)(const void *arg)
Definition intc_esp32c3.h:56
void esp_intr_initialize(void)
Initializes interrupt table to its defaults.
int esp_intr_enable(int source)
Enable the interrupt associated with the source.
flags
Definition parser.h:96
__UINT32_TYPE__ uint32_t
Definition stdint.h:90