Zephyr API Documentation
4.4.99
A Scalable Open Source RTOS
Loading...
Searching...
No Matches
ra4m2-elc.h
Go to the documentation of this file.
1
/*
2
* Copyright (c) 2025 Renesas Electronics Corporation
3
*
4
* SPDX-License-Identifier: Apache-2.0
5
*/
6
12
13
#ifndef ZEPHYR_INCLUDE_DT_BINDINGS_MISC_RENESAS_RA_ELC_RA4M2_ELC_H_
14
#define ZEPHYR_INCLUDE_DT_BINDINGS_MISC_RENESAS_RA_ELC_RA4M2_ELC_H_
15
20
53
55
56
/* Event codes for Renesas RA4M2 Event Link Controller (ELC). */
57
#define RA_ELC_EVENT_NONE 0x0
58
#define RA_ELC_EVENT_ICU_IRQ0 0x001
59
#define RA_ELC_EVENT_ICU_IRQ1 0x002
60
#define RA_ELC_EVENT_ICU_IRQ2 0x003
61
#define RA_ELC_EVENT_ICU_IRQ3 0x004
62
#define RA_ELC_EVENT_ICU_IRQ4 0x005
63
#define RA_ELC_EVENT_ICU_IRQ5 0x006
64
#define RA_ELC_EVENT_ICU_IRQ6 0x007
65
#define RA_ELC_EVENT_ICU_IRQ7 0x008
66
#define RA_ELC_EVENT_ICU_IRQ8 0x009
67
#define RA_ELC_EVENT_ICU_IRQ9 0x00A
68
#define RA_ELC_EVENT_ICU_IRQ10 0x00B
69
#define RA_ELC_EVENT_ICU_IRQ11 0x00C
70
#define RA_ELC_EVENT_ICU_IRQ12 0x00D
71
#define RA_ELC_EVENT_ICU_IRQ13 0x00E
72
#define RA_ELC_EVENT_ICU_IRQ14 0x00F
73
#define RA_ELC_EVENT_ICU_IRQ15 0x010
74
#define RA_ELC_EVENT_DMAC0_INT 0x020
75
#define RA_ELC_EVENT_DMAC1_INT 0x021
76
#define RA_ELC_EVENT_DMAC2_INT 0x022
77
#define RA_ELC_EVENT_DMAC3_INT 0x023
78
#define RA_ELC_EVENT_DMAC4_INT 0x024
79
#define RA_ELC_EVENT_DMAC5_INT 0x025
80
#define RA_ELC_EVENT_DMAC6_INT 0x026
81
#define RA_ELC_EVENT_DMAC7_INT 0x027
82
#define RA_ELC_EVENT_DTC_COMPLETE 0x029
83
#define RA_ELC_EVENT_DTC_END 0x02A
84
#define RA_ELC_EVENT_DMA_TRANSERR 0x02B
85
#define RA_ELC_EVENT_ICU_SNOOZE_CANCEL 0x02D
86
#define RA_ELC_EVENT_FCU_FIFERR 0x030
87
#define RA_ELC_EVENT_FCU_FRDYI 0x031
88
#define RA_ELC_EVENT_LVD_LVD1 0x038
89
#define RA_ELC_EVENT_LVD_LVD2 0x039
90
#define RA_ELC_EVENT_CGC_MOSC_STOP 0x03B
91
#define RA_ELC_EVENT_LPM_SNOOZE_REQUEST 0x03C
92
#define RA_ELC_EVENT_AGT0_INT 0x040
93
#define RA_ELC_EVENT_AGT0_COMPARE_A 0x041
94
#define RA_ELC_EVENT_AGT0_COMPARE_B 0x042
95
#define RA_ELC_EVENT_AGT1_INT 0x043
96
#define RA_ELC_EVENT_AGT1_COMPARE_A 0x044
97
#define RA_ELC_EVENT_AGT1_COMPARE_B 0x045
98
#define RA_ELC_EVENT_AGT2_INT 0x046
99
#define RA_ELC_EVENT_AGT2_COMPARE_A 0x047
100
#define RA_ELC_EVENT_AGT2_COMPARE_B 0x048
101
#define RA_ELC_EVENT_AGT3_INT 0x049
102
#define RA_ELC_EVENT_AGT3_COMPARE_A 0x04A
103
#define RA_ELC_EVENT_AGT3_COMPARE_B 0x04B
104
#define RA_ELC_EVENT_AGT4_INT 0x04C
105
#define RA_ELC_EVENT_AGT4_COMPARE_A 0x04D
106
#define RA_ELC_EVENT_AGT4_COMPARE_B 0x04E
107
#define RA_ELC_EVENT_AGT5_INT 0x04F
108
#define RA_ELC_EVENT_AGT5_COMPARE_A 0x050
109
#define RA_ELC_EVENT_AGT5_COMPARE_B 0x051
110
#define RA_ELC_EVENT_IWDT_UNDERFLOW 0x052
111
#define RA_ELC_EVENT_WDT_UNDERFLOW 0x053
112
#define RA_ELC_EVENT_RTC_ALARM 0x054
113
#define RA_ELC_EVENT_RTC_PERIOD 0x055
114
#define RA_ELC_EVENT_RTC_CARRY 0x056
115
#define RA_ELC_EVENT_USBFS_FIFO_0 0x06B
116
#define RA_ELC_EVENT_USBFS_FIFO_1 0x06C
117
#define RA_ELC_EVENT_USBFS_INT 0x06D
118
#define RA_ELC_EVENT_USBFS_RESUME 0x06E
119
#define RA_ELC_EVENT_IIC0_RXI 0x073
120
#define RA_ELC_EVENT_IIC0_TXI 0x074
121
#define RA_ELC_EVENT_IIC0_TEI 0x075
122
#define RA_ELC_EVENT_IIC0_ERI 0x076
123
#define RA_ELC_EVENT_IIC0_WUI 0x077
124
#define RA_ELC_EVENT_IIC1_RXI 0x078
125
#define RA_ELC_EVENT_IIC1_TXI 0x079
126
#define RA_ELC_EVENT_IIC1_TEI 0x07A
127
#define RA_ELC_EVENT_IIC1_ERI 0x07B
128
#define RA_ELC_EVENT_SDHIMMC0_ACCS 0x082
129
#define RA_ELC_EVENT_SDHIMMC0_SDIO 0x083
130
#define RA_ELC_EVENT_SDHIMMC0_CARD 0x084
131
#define RA_ELC_EVENT_SDHIMMC0_DMA_REQ 0x085
132
#define RA_ELC_EVENT_SSI0_TXI 0x08A
133
#define RA_ELC_EVENT_SSI0_RXI 0x08B
134
#define RA_ELC_EVENT_SSI0_INT 0x08D
135
#define RA_ELC_EVENT_CTSU_WRITE 0x09A
136
#define RA_ELC_EVENT_CTSU_READ 0x09B
137
#define RA_ELC_EVENT_CTSU_END 0x09C
138
#define RA_ELC_EVENT_CAC_FREQUENCY_ERROR 0x09E
139
#define RA_ELC_EVENT_CAC_MEASUREMENT_END 0x09F
140
#define RA_ELC_EVENT_CAC_OVERFLOW 0x0A0
141
#define RA_ELC_EVENT_CAN0_ERROR 0x0A1
142
#define RA_ELC_EVENT_CAN0_FIFO_RX 0x0A2
143
#define RA_ELC_EVENT_CAN0_FIFO_TX 0x0A3
144
#define RA_ELC_EVENT_CAN0_MAILBOX_RX 0x0A4
145
#define RA_ELC_EVENT_CAN0_MAILBOX_TX 0x0A5
146
#define RA_ELC_EVENT_IOPORT_EVENT_1 0x0B1
147
#define RA_ELC_EVENT_IOPORT_EVENT_2 0x0B2
148
#define RA_ELC_EVENT_IOPORT_EVENT_3 0x0B3
149
#define RA_ELC_EVENT_IOPORT_EVENT_4 0x0B4
150
#define RA_ELC_EVENT_ELC_SOFTWARE_EVENT_0 0x0B5
151
#define RA_ELC_EVENT_ELC_SOFTWARE_EVENT_1 0x0B6
152
#define RA_ELC_EVENT_POEG0_EVENT 0x0B7
153
#define RA_ELC_EVENT_POEG1_EVENT 0x0B8
154
#define RA_ELC_EVENT_POEG2_EVENT 0x0B9
155
#define RA_ELC_EVENT_POEG3_EVENT 0x0BA
156
#define RA_ELC_EVENT_GPT0_CAPTURE_COMPARE_A 0x0C0
157
#define RA_ELC_EVENT_GPT0_CAPTURE_COMPARE_B 0x0C1
158
#define RA_ELC_EVENT_GPT0_COMPARE_C 0x0C2
159
#define RA_ELC_EVENT_GPT0_COMPARE_D 0x0C3
160
#define RA_ELC_EVENT_GPT0_COMPARE_E 0x0C4
161
#define RA_ELC_EVENT_GPT0_COMPARE_F 0x0C5
162
#define RA_ELC_EVENT_GPT0_COUNTER_OVERFLOW 0x0C6
163
#define RA_ELC_EVENT_GPT0_COUNTER_UNDERFLOW 0x0C7
164
#define RA_ELC_EVENT_GPT0_PC 0x0C8
165
#define RA_ELC_EVENT_GPT1_CAPTURE_COMPARE_A 0x0C9
166
#define RA_ELC_EVENT_GPT1_CAPTURE_COMPARE_B 0x0CA
167
#define RA_ELC_EVENT_GPT1_COMPARE_C 0x0CB
168
#define RA_ELC_EVENT_GPT1_COMPARE_D 0x0CC
169
#define RA_ELC_EVENT_GPT1_COMPARE_E 0x0CD
170
#define RA_ELC_EVENT_GPT1_COMPARE_F 0x0CE
171
#define RA_ELC_EVENT_GPT1_COUNTER_OVERFLOW 0x0CF
172
#define RA_ELC_EVENT_GPT1_COUNTER_UNDERFLOW 0x0D0
173
#define RA_ELC_EVENT_GPT1_PC 0x0D1
174
#define RA_ELC_EVENT_GPT2_CAPTURE_COMPARE_A 0x0D2
175
#define RA_ELC_EVENT_GPT2_CAPTURE_COMPARE_B 0x0D3
176
#define RA_ELC_EVENT_GPT2_COMPARE_C 0x0D4
177
#define RA_ELC_EVENT_GPT2_COMPARE_D 0x0D5
178
#define RA_ELC_EVENT_GPT2_COMPARE_E 0x0D6
179
#define RA_ELC_EVENT_GPT2_COMPARE_F 0x0D7
180
#define RA_ELC_EVENT_GPT2_COUNTER_OVERFLOW 0x0D8
181
#define RA_ELC_EVENT_GPT2_COUNTER_UNDERFLOW 0x0D9
182
#define RA_ELC_EVENT_GPT3_CAPTURE_COMPARE_A 0x0DB
183
#define RA_ELC_EVENT_GPT3_CAPTURE_COMPARE_B 0x0DC
184
#define RA_ELC_EVENT_GPT3_COMPARE_C 0x0DD
185
#define RA_ELC_EVENT_GPT3_COMPARE_D 0x0DE
186
#define RA_ELC_EVENT_GPT3_COMPARE_E 0x0DF
187
#define RA_ELC_EVENT_GPT3_COMPARE_F 0x0E0
188
#define RA_ELC_EVENT_GPT3_COUNTER_OVERFLOW 0x0E1
189
#define RA_ELC_EVENT_GPT3_COUNTER_UNDERFLOW 0x0E2
190
#define RA_ELC_EVENT_GPT4_CAPTURE_COMPARE_A 0x0E4
191
#define RA_ELC_EVENT_GPT4_CAPTURE_COMPARE_B 0x0E5
192
#define RA_ELC_EVENT_GPT4_COMPARE_C 0x0E6
193
#define RA_ELC_EVENT_GPT4_COMPARE_D 0x0E7
194
#define RA_ELC_EVENT_GPT4_COMPARE_E 0x0E8
195
#define RA_ELC_EVENT_GPT4_COMPARE_F 0x0E9
196
#define RA_ELC_EVENT_GPT4_COUNTER_OVERFLOW 0x0EA
197
#define RA_ELC_EVENT_GPT4_COUNTER_UNDERFLOW 0x0EB
198
#define RA_ELC_EVENT_GPT4_PC 0x0EC
199
#define RA_ELC_EVENT_GPT5_CAPTURE_COMPARE_A 0x0ED
200
#define RA_ELC_EVENT_GPT5_CAPTURE_COMPARE_B 0x0EE
201
#define RA_ELC_EVENT_GPT5_COMPARE_C 0x0EF
202
#define RA_ELC_EVENT_GPT5_COMPARE_D 0x0F0
203
#define RA_ELC_EVENT_GPT5_COMPARE_E 0x0F1
204
#define RA_ELC_EVENT_GPT5_COMPARE_F 0x0F2
205
#define RA_ELC_EVENT_GPT5_COUNTER_OVERFLOW 0x0F3
206
#define RA_ELC_EVENT_GPT5_COUNTER_UNDERFLOW 0x0F4
207
#define RA_ELC_EVENT_GPT5_PC 0x0F5
208
#define RA_ELC_EVENT_GPT6_CAPTURE_COMPARE_A 0x0F6
209
#define RA_ELC_EVENT_GPT6_CAPTURE_COMPARE_B 0x0F7
210
#define RA_ELC_EVENT_GPT6_COMPARE_C 0x0F8
211
#define RA_ELC_EVENT_GPT6_COMPARE_D 0x0F9
212
#define RA_ELC_EVENT_GPT6_COMPARE_E 0x0FA
213
#define RA_ELC_EVENT_GPT6_COMPARE_F 0x0FB
214
#define RA_ELC_EVENT_GPT6_COUNTER_OVERFLOW 0x0FC
215
#define RA_ELC_EVENT_GPT6_COUNTER_UNDERFLOW 0x0FD
216
#define RA_ELC_EVENT_GPT6_PC 0x0FE
217
#define RA_ELC_EVENT_GPT7_CAPTURE_COMPARE_A 0x0FF
218
#define RA_ELC_EVENT_GPT7_CAPTURE_COMPARE_B 0x100
219
#define RA_ELC_EVENT_GPT7_COMPARE_C 0x101
220
#define RA_ELC_EVENT_GPT7_COMPARE_D 0x102
221
#define RA_ELC_EVENT_GPT7_COMPARE_E 0x103
222
#define RA_ELC_EVENT_GPT7_COMPARE_F 0x104
223
#define RA_ELC_EVENT_GPT7_COUNTER_OVERFLOW 0x105
224
#define RA_ELC_EVENT_GPT7_COUNTER_UNDERFLOW 0x106
225
#define RA_ELC_EVENT_OPS_UVW_EDGE 0x150
226
#define RA_ELC_EVENT_ADC0_SCAN_END 0x160
227
#define RA_ELC_EVENT_ADC0_SCAN_END_B 0x161
228
#define RA_ELC_EVENT_ADC0_WINDOW_A 0x162
229
#define RA_ELC_EVENT_ADC0_WINDOW_B 0x163
230
#define RA_ELC_EVENT_ADC0_COMPARE_MATCH 0x164
231
#define RA_ELC_EVENT_ADC0_COMPARE_MISMATCH 0x165
232
#define RA_ELC_EVENT_SCI0_RXI 0x180
233
#define RA_ELC_EVENT_SCI0_TXI 0x181
234
#define RA_ELC_EVENT_SCI0_TEI 0x182
235
#define RA_ELC_EVENT_SCI0_ERI 0x183
236
#define RA_ELC_EVENT_SCI0_AM 0x184
237
#define RA_ELC_EVENT_SCI0_RXI_OR_ERI 0x185
238
#define RA_ELC_EVENT_SCI1_RXI 0x186
239
#define RA_ELC_EVENT_SCI1_TXI 0x187
240
#define RA_ELC_EVENT_SCI1_TEI 0x188
241
#define RA_ELC_EVENT_SCI1_ERI 0x189
242
#define RA_ELC_EVENT_SCI2_RXI 0x18C
243
#define RA_ELC_EVENT_SCI2_TXI 0x18D
244
#define RA_ELC_EVENT_SCI2_TEI 0x18E
245
#define RA_ELC_EVENT_SCI2_ERI 0x18F
246
#define RA_ELC_EVENT_SCI3_RXI 0x192
247
#define RA_ELC_EVENT_SCI3_TXI 0x193
248
#define RA_ELC_EVENT_SCI3_TEI 0x194
249
#define RA_ELC_EVENT_SCI3_ERI 0x195
250
#define RA_ELC_EVENT_SCI3_AM 0x196
251
#define RA_ELC_EVENT_SCI4_RXI 0x198
252
#define RA_ELC_EVENT_SCI4_TXI 0x199
253
#define RA_ELC_EVENT_SCI4_TEI 0x19A
254
#define RA_ELC_EVENT_SCI4_ERI 0x19B
255
#define RA_ELC_EVENT_SCI4_AM 0x19C
256
#define RA_ELC_EVENT_SCI9_RXI 0x1B6
257
#define RA_ELC_EVENT_SCI9_TXI 0x1B7
258
#define RA_ELC_EVENT_SCI9_TEI 0x1B8
259
#define RA_ELC_EVENT_SCI9_ERI 0x1B9
260
#define RA_ELC_EVENT_SCI9_AM 0x1BA
261
#define RA_ELC_EVENT_SCIX0_SCIX0 0x1BC
262
#define RA_ELC_EVENT_SCI1_SCIX0 0x1BC
263
#define RA_ELC_EVENT_SCIX0_SCIX1 0x1BD
264
#define RA_ELC_EVENT_SCI1_SCIX1 0x1BD
265
#define RA_ELC_EVENT_SCIX0_SCIX2 0x1BE
266
#define RA_ELC_EVENT_SCI1_SCIX2 0x1BE
267
#define RA_ELC_EVENT_SCIX0_SCIX3 0x1BF
268
#define RA_ELC_EVENT_SCI1_SCIX3 0x1BF
269
#define RA_ELC_EVENT_SCIX1_SCIX0 0x1C0
270
#define RA_ELC_EVENT_SCI2_SCIX0 0x1C0
271
#define RA_ELC_EVENT_SCIX1_SCIX1 0x1C1
272
#define RA_ELC_EVENT_SCI2_SCIX1 0x1C1
273
#define RA_ELC_EVENT_SCIX1_SCIX2 0x1C2
274
#define RA_ELC_EVENT_SCI2_SCIX2 0x1C2
275
#define RA_ELC_EVENT_SCIX1_SCIX3 0x1C3
276
#define RA_ELC_EVENT_SCI2_SCIX3 0x1C3
277
#define RA_ELC_EVENT_SPI0_RXI 0x1C4
278
#define RA_ELC_EVENT_SPI0_TXI 0x1C5
279
#define RA_ELC_EVENT_SPI0_IDLE 0x1C6
280
#define RA_ELC_EVENT_SPI0_ERI 0x1C7
281
#define RA_ELC_EVENT_SPI0_TEI 0x1C8
282
#define RA_ELC_EVENT_QSPI_INT 0x1DA
283
#define RA_ELC_EVENT_DOC_INT 0x1DB
284
285
/* Renesas RA ELC peripherals that can be linked to event signals. */
286
#define RA_ELC_PERIPHERAL_GPT_A 0
287
#define RA_ELC_PERIPHERAL_GPT_B 1
288
#define RA_ELC_PERIPHERAL_GPT_C 2
289
#define RA_ELC_PERIPHERAL_GPT_D 3
290
#define RA_ELC_PERIPHERAL_GPT_E 4
291
#define RA_ELC_PERIPHERAL_GPT_F 5
292
#define RA_ELC_PERIPHERAL_GPT_G 6
293
#define RA_ELC_PERIPHERAL_GPT_H 7
294
#define RA_ELC_PERIPHERAL_ADC0 8
295
#define RA_ELC_PERIPHERAL_ADC0_B 9
296
#define RA_ELC_PERIPHERAL_DAC0 12
297
#define RA_ELC_PERIPHERAL_DAC1 13
298
#define RA_ELC_PERIPHERAL_IOPORT1 14
299
#define RA_ELC_PERIPHERAL_IOPORT2 15
300
#define RA_ELC_PERIPHERAL_IOPORT3 16
301
#define RA_ELC_PERIPHERAL_IOPORT4 17
302
#define RA_ELC_PERIPHERAL_CTSU 18
303
305
307
308
#endif
/* ZEPHYR_INCLUDE_DT_BINDINGS_MISC_RENESAS_RA_ELC_RA4M2_ELC_H_ */
zephyr
dt-bindings
misc
renesas
ra-elc
ra4m2-elc.h
Generated on
for Zephyr API Documentation by
1.16.1