Zephyr API Documentation
4.3.99
A Scalable Open Source RTOS
Loading...
Searching...
No Matches
ra6e1-elc.h
Go to the documentation of this file.
1
/*
2
* Copyright (c) 2025 Renesas Electronics Corporation
3
*
4
* SPDX-License-Identifier: Apache-2.0
5
*/
6
11
12
#ifndef ZEPHYR_INCLUDE_DT_BINDINGS_MISC_RENESAS_RA_ELC_RA6E1_ELC_H_
13
#define ZEPHYR_INCLUDE_DT_BINDINGS_MISC_RENESAS_RA_ELC_RA6E1_ELC_H_
14
19
#define RA_ELC_EVENT_NONE 0x0
20
#define RA_ELC_EVENT_ICU_IRQ0 0x001
21
#define RA_ELC_EVENT_ICU_IRQ1 0x002
22
#define RA_ELC_EVENT_ICU_IRQ2 0x003
23
#define RA_ELC_EVENT_ICU_IRQ3 0x004
24
#define RA_ELC_EVENT_ICU_IRQ4 0x005
25
#define RA_ELC_EVENT_ICU_IRQ5 0x006
26
#define RA_ELC_EVENT_ICU_IRQ6 0x007
27
#define RA_ELC_EVENT_ICU_IRQ7 0x008
28
#define RA_ELC_EVENT_ICU_IRQ8 0x009
29
#define RA_ELC_EVENT_ICU_IRQ9 0x00A
30
#define RA_ELC_EVENT_ICU_IRQ10 0x00B
31
#define RA_ELC_EVENT_ICU_IRQ11 0x00C
32
#define RA_ELC_EVENT_ICU_IRQ12 0x00D
33
#define RA_ELC_EVENT_ICU_IRQ13 0x00E
34
#define RA_ELC_EVENT_ICU_IRQ14 0x00F
35
#define RA_ELC_EVENT_ICU_IRQ15 0x010
36
#define RA_ELC_EVENT_DMAC0_INT 0x020
37
#define RA_ELC_EVENT_DMAC1_INT 0x021
38
#define RA_ELC_EVENT_DMAC2_INT 0x022
39
#define RA_ELC_EVENT_DMAC3_INT 0x023
40
#define RA_ELC_EVENT_DMAC4_INT 0x024
41
#define RA_ELC_EVENT_DMAC5_INT 0x025
42
#define RA_ELC_EVENT_DMAC6_INT 0x026
43
#define RA_ELC_EVENT_DMAC7_INT 0x027
44
#define RA_ELC_EVENT_DTC_COMPLETE 0x029
45
#define RA_ELC_EVENT_DTC_END 0x02A
46
#define RA_ELC_EVENT_DMA_TRANSERR 0x02B
47
#define RA_ELC_EVENT_ICU_SNOOZE_CANCEL 0x02D
48
#define RA_ELC_EVENT_FCU_FIFERR 0x030
49
#define RA_ELC_EVENT_FCU_FRDYI 0x031
50
#define RA_ELC_EVENT_LVD_LVD1 0x038
51
#define RA_ELC_EVENT_LVD_LVD2 0x039
52
#define RA_ELC_EVENT_CGC_MOSC_STOP 0x03B
53
#define RA_ELC_EVENT_LPM_SNOOZE_REQUEST 0x03C
54
#define RA_ELC_EVENT_AGT0_INT 0x040
55
#define RA_ELC_EVENT_AGT0_COMPARE_A 0x041
56
#define RA_ELC_EVENT_AGT0_COMPARE_B 0x042
57
#define RA_ELC_EVENT_AGT1_INT 0x043
58
#define RA_ELC_EVENT_AGT1_COMPARE_A 0x044
59
#define RA_ELC_EVENT_AGT1_COMPARE_B 0x045
60
#define RA_ELC_EVENT_AGT2_INT 0x046
61
#define RA_ELC_EVENT_AGT2_COMPARE_A 0x047
62
#define RA_ELC_EVENT_AGT2_COMPARE_B 0x048
63
#define RA_ELC_EVENT_AGT3_INT 0x049
64
#define RA_ELC_EVENT_AGT3_COMPARE_A 0x04A
65
#define RA_ELC_EVENT_AGT3_COMPARE_B 0x04B
66
#define RA_ELC_EVENT_AGT4_INT 0x04C
67
#define RA_ELC_EVENT_AGT4_COMPARE_A 0x04D
68
#define RA_ELC_EVENT_AGT4_COMPARE_B 0x04E
69
#define RA_ELC_EVENT_AGT5_INT 0x04F
70
#define RA_ELC_EVENT_AGT5_COMPARE_A 0x050
71
#define RA_ELC_EVENT_AGT5_COMPARE_B 0x051
72
#define RA_ELC_EVENT_IWDT_UNDERFLOW 0x052
73
#define RA_ELC_EVENT_WDT_UNDERFLOW 0x053
74
#define RA_ELC_EVENT_RTC_ALARM 0x054
75
#define RA_ELC_EVENT_RTC_PERIOD 0x055
76
#define RA_ELC_EVENT_RTC_CARRY 0x056
77
#define RA_ELC_EVENT_USBFS_FIFO_0 0x06B
78
#define RA_ELC_EVENT_USBFS_FIFO_1 0x06C
79
#define RA_ELC_EVENT_USBFS_INT 0x06D
80
#define RA_ELC_EVENT_USBFS_RESUME 0x06E
81
#define RA_ELC_EVENT_IIC0_RXI 0x073
82
#define RA_ELC_EVENT_IIC0_TXI 0x074
83
#define RA_ELC_EVENT_IIC0_TEI 0x075
84
#define RA_ELC_EVENT_IIC0_ERI 0x076
85
#define RA_ELC_EVENT_IIC0_WUI 0x077
86
#define RA_ELC_EVENT_IIC1_RXI 0x078
87
#define RA_ELC_EVENT_IIC1_TXI 0x079
88
#define RA_ELC_EVENT_IIC1_TEI 0x07A
89
#define RA_ELC_EVENT_IIC1_ERI 0x07B
90
#define RA_ELC_EVENT_SDHIMMC0_ACCS 0x082
91
#define RA_ELC_EVENT_SDHIMMC0_SDIO 0x083
92
#define RA_ELC_EVENT_SDHIMMC0_CARD 0x084
93
#define RA_ELC_EVENT_SDHIMMC0_DMA_REQ 0x085
94
#define RA_ELC_EVENT_SSI0_TXI 0x08A
95
#define RA_ELC_EVENT_SSI0_RXI 0x08B
96
#define RA_ELC_EVENT_SSI0_INT 0x08D
97
#define RA_ELC_EVENT_CAC_FREQUENCY_ERROR 0x09E
98
#define RA_ELC_EVENT_CAC_MEASUREMENT_END 0x09F
99
#define RA_ELC_EVENT_CAC_OVERFLOW 0x0A0
100
#define RA_ELC_EVENT_CAN0_ERROR 0x0A1
101
#define RA_ELC_EVENT_CAN0_FIFO_RX 0x0A2
102
#define RA_ELC_EVENT_CAN0_FIFO_TX 0x0A3
103
#define RA_ELC_EVENT_CAN0_MAILBOX_RX 0x0A4
104
#define RA_ELC_EVENT_CAN0_MAILBOX_TX 0x0A5
105
#define RA_ELC_EVENT_IOPORT_EVENT_1 0x0B1
106
#define RA_ELC_EVENT_IOPORT_EVENT_2 0x0B2
107
#define RA_ELC_EVENT_IOPORT_EVENT_3 0x0B3
108
#define RA_ELC_EVENT_IOPORT_EVENT_4 0x0B4
109
#define RA_ELC_EVENT_ELC_SOFTWARE_EVENT_0 0x0B5
110
#define RA_ELC_EVENT_ELC_SOFTWARE_EVENT_1 0x0B6
111
#define RA_ELC_EVENT_POEG0_EVENT 0x0B7
112
#define RA_ELC_EVENT_POEG1_EVENT 0x0B8
113
#define RA_ELC_EVENT_POEG2_EVENT 0x0B9
114
#define RA_ELC_EVENT_POEG3_EVENT 0x0BA
115
#define RA_ELC_EVENT_GPT1_CAPTURE_COMPARE_A 0x0C9
116
#define RA_ELC_EVENT_GPT1_CAPTURE_COMPARE_B 0x0CA
117
#define RA_ELC_EVENT_GPT1_COMPARE_C 0x0CB
118
#define RA_ELC_EVENT_GPT1_COMPARE_D 0x0CC
119
#define RA_ELC_EVENT_GPT1_COMPARE_E 0x0CD
120
#define RA_ELC_EVENT_GPT1_COMPARE_F 0x0CE
121
#define RA_ELC_EVENT_GPT1_COUNTER_OVERFLOW 0x0CF
122
#define RA_ELC_EVENT_GPT1_COUNTER_UNDERFLOW 0x0D0
123
#define RA_ELC_EVENT_GPT1_PC 0x0D1
124
#define RA_ELC_EVENT_GPT2_CAPTURE_COMPARE_A 0x0D2
125
#define RA_ELC_EVENT_GPT2_CAPTURE_COMPARE_B 0x0D3
126
#define RA_ELC_EVENT_GPT2_COMPARE_C 0x0D4
127
#define RA_ELC_EVENT_GPT2_COMPARE_D 0x0D5
128
#define RA_ELC_EVENT_GPT2_COMPARE_E 0x0D6
129
#define RA_ELC_EVENT_GPT2_COMPARE_F 0x0D7
130
#define RA_ELC_EVENT_GPT2_COUNTER_OVERFLOW 0x0D8
131
#define RA_ELC_EVENT_GPT2_COUNTER_UNDERFLOW 0x0D9
132
#define RA_ELC_EVENT_GPT4_CAPTURE_COMPARE_A 0x0E4
133
#define RA_ELC_EVENT_GPT4_CAPTURE_COMPARE_B 0x0E5
134
#define RA_ELC_EVENT_GPT4_COMPARE_C 0x0E6
135
#define RA_ELC_EVENT_GPT4_COMPARE_D 0x0E7
136
#define RA_ELC_EVENT_GPT4_COMPARE_E 0x0E8
137
#define RA_ELC_EVENT_GPT4_COMPARE_F 0x0E9
138
#define RA_ELC_EVENT_GPT4_COUNTER_OVERFLOW 0x0EA
139
#define RA_ELC_EVENT_GPT4_COUNTER_UNDERFLOW 0x0EB
140
#define RA_ELC_EVENT_GPT4_PC 0x0EC
141
#define RA_ELC_EVENT_GPT5_CAPTURE_COMPARE_A 0x0ED
142
#define RA_ELC_EVENT_GPT5_CAPTURE_COMPARE_B 0x0EE
143
#define RA_ELC_EVENT_GPT5_COMPARE_C 0x0EF
144
#define RA_ELC_EVENT_GPT5_COMPARE_D 0x0F0
145
#define RA_ELC_EVENT_GPT5_COMPARE_E 0x0F1
146
#define RA_ELC_EVENT_GPT5_COMPARE_F 0x0F2
147
#define RA_ELC_EVENT_GPT5_COUNTER_OVERFLOW 0x0F3
148
#define RA_ELC_EVENT_GPT5_COUNTER_UNDERFLOW 0x0F4
149
#define RA_ELC_EVENT_GPT5_PC 0x0F5
150
#define RA_ELC_EVENT_GPT6_CAPTURE_COMPARE_A 0x0F6
151
#define RA_ELC_EVENT_GPT6_CAPTURE_COMPARE_B 0x0F7
152
#define RA_ELC_EVENT_GPT6_COMPARE_C 0x0F8
153
#define RA_ELC_EVENT_GPT6_COMPARE_D 0x0F9
154
#define RA_ELC_EVENT_GPT6_COMPARE_E 0x0FA
155
#define RA_ELC_EVENT_GPT6_COMPARE_F 0x0FB
156
#define RA_ELC_EVENT_GPT6_COUNTER_OVERFLOW 0x0FC
157
#define RA_ELC_EVENT_GPT6_COUNTER_UNDERFLOW 0x0FD
158
#define RA_ELC_EVENT_GPT6_PC 0x0FE
159
#define RA_ELC_EVENT_GPT7_CAPTURE_COMPARE_A 0x0FF
160
#define RA_ELC_EVENT_GPT7_CAPTURE_COMPARE_B 0x100
161
#define RA_ELC_EVENT_GPT7_COMPARE_C 0x101
162
#define RA_ELC_EVENT_GPT7_COMPARE_D 0x102
163
#define RA_ELC_EVENT_GPT7_COMPARE_E 0x103
164
#define RA_ELC_EVENT_GPT7_COMPARE_F 0x104
165
#define RA_ELC_EVENT_GPT7_COUNTER_OVERFLOW 0x105
166
#define RA_ELC_EVENT_GPT7_COUNTER_UNDERFLOW 0x106
167
#define RA_ELC_EVENT_ADC0_SCAN_END 0x160
168
#define RA_ELC_EVENT_ADC0_SCAN_END_B 0x161
169
#define RA_ELC_EVENT_ADC0_WINDOW_A 0x162
170
#define RA_ELC_EVENT_ADC0_WINDOW_B 0x163
171
#define RA_ELC_EVENT_ADC0_COMPARE_MATCH 0x164
172
#define RA_ELC_EVENT_ADC0_COMPARE_MISMATCH 0x165
173
#define RA_ELC_EVENT_EDMAC0_EINT 0x16F
174
#define RA_ELC_EVENT_SCI0_RXI 0x180
175
#define RA_ELC_EVENT_SCI0_TXI 0x181
176
#define RA_ELC_EVENT_SCI0_TEI 0x182
177
#define RA_ELC_EVENT_SCI0_ERI 0x183
178
#define RA_ELC_EVENT_SCI0_AM 0x184
179
#define RA_ELC_EVENT_SCI0_RXI_OR_ERI 0x185
180
#define RA_ELC_EVENT_SCI1_RXI 0x186
181
#define RA_ELC_EVENT_SCI1_TXI 0x187
182
#define RA_ELC_EVENT_SCI1_TEI 0x188
183
#define RA_ELC_EVENT_SCI1_ERI 0x189
184
#define RA_ELC_EVENT_SCI2_RXI 0x18C
185
#define RA_ELC_EVENT_SCI2_TXI 0x18D
186
#define RA_ELC_EVENT_SCI2_TEI 0x18E
187
#define RA_ELC_EVENT_SCI2_ERI 0x18F
188
#define RA_ELC_EVENT_SCI3_RXI 0x192
189
#define RA_ELC_EVENT_SCI3_TXI 0x193
190
#define RA_ELC_EVENT_SCI3_TEI 0x194
191
#define RA_ELC_EVENT_SCI3_ERI 0x195
192
#define RA_ELC_EVENT_SCI3_AM 0x196
193
#define RA_ELC_EVENT_SCI4_RXI 0x198
194
#define RA_ELC_EVENT_SCI4_TXI 0x199
195
#define RA_ELC_EVENT_SCI4_TEI 0x19A
196
#define RA_ELC_EVENT_SCI4_ERI 0x19B
197
#define RA_ELC_EVENT_SCI4_AM 0x19C
198
#define RA_ELC_EVENT_SCI9_RXI 0x1B6
199
#define RA_ELC_EVENT_SCI9_TXI 0x1B7
200
#define RA_ELC_EVENT_SCI9_TEI 0x1B8
201
#define RA_ELC_EVENT_SCI9_ERI 0x1B9
202
#define RA_ELC_EVENT_SCI9_AM 0x1BA
203
#define RA_ELC_EVENT_SCIX1_SCIX0 0x1C0
204
#define RA_ELC_EVENT_SCI2_SCIX0 0x1C0
205
#define RA_ELC_EVENT_SCIX1_SCIX1 0x1C1
206
#define RA_ELC_EVENT_SCI2_SCIX1 0x1C1
207
#define RA_ELC_EVENT_SCIX1_SCIX2 0x1C2
208
#define RA_ELC_EVENT_SCI2_SCIX2 0x1C2
209
#define RA_ELC_EVENT_SCIX1_SCIX3 0x1C3
210
#define RA_ELC_EVENT_SCI2_SCIX3 0x1C3
211
#define RA_ELC_EVENT_SPI0_RXI 0x1C4
212
#define RA_ELC_EVENT_SPI0_TXI 0x1C5
213
#define RA_ELC_EVENT_SPI0_IDLE 0x1C6
214
#define RA_ELC_EVENT_SPI0_ERI 0x1C7
215
#define RA_ELC_EVENT_SPI0_TEI 0x1C8
216
#define RA_ELC_EVENT_SPI1_RXI 0x1C9
217
#define RA_ELC_EVENT_SPI1_TXI 0x1CA
218
#define RA_ELC_EVENT_SPI1_IDLE 0x1CB
219
#define RA_ELC_EVENT_SPI1_ERI 0x1CC
220
#define RA_ELC_EVENT_SPI1_TEI 0x1CD
221
#define RA_ELC_EVENT_QSPI_INT 0x1DA
222
#define RA_ELC_EVENT_DOC_INT 0x1DB
223
225
230
#define RA_ELC_PERIPHERAL_GPT_A 0
231
#define RA_ELC_PERIPHERAL_GPT_B 1
232
#define RA_ELC_PERIPHERAL_GPT_C 2
233
#define RA_ELC_PERIPHERAL_GPT_D 3
234
#define RA_ELC_PERIPHERAL_GPT_E 4
235
#define RA_ELC_PERIPHERAL_GPT_F 5
236
#define RA_ELC_PERIPHERAL_GPT_G 6
237
#define RA_ELC_PERIPHERAL_GPT_H 7
238
#define RA_ELC_PERIPHERAL_ADC0 8
239
#define RA_ELC_PERIPHERAL_ADC0_B 9
240
#define RA_ELC_PERIPHERAL_DAC0 12
241
#define RA_ELC_PERIPHERAL_IOPORT1 14
242
#define RA_ELC_PERIPHERAL_IOPORT2 15
243
#define RA_ELC_PERIPHERAL_IOPORT3 16
244
#define RA_ELC_PERIPHERAL_IOPORT4 17
245
247
248
#endif
/* ZEPHYR_INCLUDE_DT_BINDINGS_MISC_RENESAS_RA_ELC_RA6E1_ELC_H_ */
zephyr
dt-bindings
misc
renesas
ra-elc
ra6e1-elc.h
Generated on
for Zephyr API Documentation by
1.15.0