Zephyr API Documentation
4.4.99
A Scalable Open Source RTOS
Loading...
Searching...
No Matches
ra6e2-elc.h
Go to the documentation of this file.
1
/*
2
* Copyright (c) 2025 Renesas Electronics Corporation
3
*
4
* SPDX-License-Identifier: Apache-2.0
5
*/
6
12
13
#ifndef ZEPHYR_INCLUDE_DT_BINDINGS_MISC_RENESAS_RA_ELC_RA6E2_ELC_H_
14
#define ZEPHYR_INCLUDE_DT_BINDINGS_MISC_RENESAS_RA_ELC_RA6E2_ELC_H_
15
20
53
55
56
/* Event codes for Renesas RA6E2 Event Link Controller (ELC). */
57
#define RA_ELC_EVENT_NONE 0x0
58
#define RA_ELC_EVENT_ICU_IRQ0 0x001
59
#define RA_ELC_EVENT_ICU_IRQ1 0x002
60
#define RA_ELC_EVENT_ICU_IRQ2 0x003
61
#define RA_ELC_EVENT_ICU_IRQ3 0x004
62
#define RA_ELC_EVENT_ICU_IRQ4 0x005
63
#define RA_ELC_EVENT_ICU_IRQ5 0x006
64
#define RA_ELC_EVENT_ICU_IRQ6 0x007
65
#define RA_ELC_EVENT_ICU_IRQ7 0x008
66
#define RA_ELC_EVENT_ICU_IRQ8 0x009
67
#define RA_ELC_EVENT_ICU_IRQ9 0x00A
68
#define RA_ELC_EVENT_ICU_IRQ10 0x00B
69
#define RA_ELC_EVENT_ICU_IRQ11 0x00C
70
#define RA_ELC_EVENT_ICU_IRQ12 0x00D
71
#define RA_ELC_EVENT_ICU_IRQ13 0x00E
72
#define RA_ELC_EVENT_ICU_IRQ14 0x00F
73
#define RA_ELC_EVENT_DMAC0_INT 0x020
74
#define RA_ELC_EVENT_DMAC1_INT 0x021
75
#define RA_ELC_EVENT_DMAC2_INT 0x022
76
#define RA_ELC_EVENT_DMAC3_INT 0x023
77
#define RA_ELC_EVENT_DMAC4_INT 0x024
78
#define RA_ELC_EVENT_DMAC5_INT 0x025
79
#define RA_ELC_EVENT_DMAC6_INT 0x026
80
#define RA_ELC_EVENT_DMAC7_INT 0x027
81
#define RA_ELC_EVENT_DTC_COMPLETE 0x029
82
#define RA_ELC_EVENT_DMA_TRANSERR 0x02B
83
#define RA_ELC_EVENT_ICU_SNOOZE_CANCEL 0x02D
84
#define RA_ELC_EVENT_FCU_FIFERR 0x030
85
#define RA_ELC_EVENT_FCU_FRDYI 0x031
86
#define RA_ELC_EVENT_LVD_LVD1 0x038
87
#define RA_ELC_EVENT_LVD_LVD2 0x039
88
#define RA_ELC_EVENT_CGC_MOSC_STOP 0x03B
89
#define RA_ELC_EVENT_LPM_SNOOZE_REQUEST 0x03C
90
#define RA_ELC_EVENT_AGT0_INT 0x040
91
#define RA_ELC_EVENT_AGT0_COMPARE_A 0x041
92
#define RA_ELC_EVENT_AGT0_COMPARE_B 0x042
93
#define RA_ELC_EVENT_AGT1_INT 0x043
94
#define RA_ELC_EVENT_AGT1_COMPARE_A 0x044
95
#define RA_ELC_EVENT_AGT1_COMPARE_B 0x045
96
#define RA_ELC_EVENT_IWDT_UNDERFLOW 0x052
97
#define RA_ELC_EVENT_WDT_UNDERFLOW 0x053
98
#define RA_ELC_EVENT_RTC_ALARM 0x054
99
#define RA_ELC_EVENT_RTC_PERIOD 0x055
100
#define RA_ELC_EVENT_RTC_CARRY 0x056
101
#define RA_ELC_EVENT_CAN_RXF 0x059
102
#define RA_ELC_EVENT_CAN_GLERR 0x05A
103
#define RA_ELC_EVENT_CAN_DMAREQ0 0x05B
104
#define RA_ELC_EVENT_CAN_DMAREQ1 0x05C
105
#define RA_ELC_EVENT_CAN0_TX 0x063
106
#define RA_ELC_EVENT_CAN0_CHERR 0x064
107
#define RA_ELC_EVENT_CAN0_COMFRX 0x065
108
#define RA_ELC_EVENT_CAN0_CF_DMAREQ 0x066
109
#define RA_ELC_EVENT_CAN0_RXMB 0x067
110
#define RA_ELC_EVENT_USBFS_INT 0x06D
111
#define RA_ELC_EVENT_USBFS_RESUME 0x06E
112
#define RA_ELC_EVENT_SSI0_TXI 0x08A
113
#define RA_ELC_EVENT_SSI0_RXI 0x08B
114
#define RA_ELC_EVENT_SSI0_INT 0x08D
115
#define RA_ELC_EVENT_CAC_FREQUENCY_ERROR 0x09E
116
#define RA_ELC_EVENT_CAC_MEASUREMENT_END 0x09F
117
#define RA_ELC_EVENT_CAC_OVERFLOW 0x0A0
118
#define RA_ELC_EVENT_CEC_INTDA 0x0AB
119
#define RA_ELC_EVENT_CEC_INTCE 0x0AC
120
#define RA_ELC_EVENT_CEC_INTERR 0x0AD
121
#define RA_ELC_EVENT_IOPORT_EVENT_1 0x0B1
122
#define RA_ELC_EVENT_IOPORT_EVENT_2 0x0B2
123
#define RA_ELC_EVENT_IOPORT_EVENT_3 0x0B3
124
#define RA_ELC_EVENT_IOPORT_EVENT_4 0x0B4
125
#define RA_ELC_EVENT_ELC_SOFTWARE_EVENT_0 0x0B5
126
#define RA_ELC_EVENT_ELC_SOFTWARE_EVENT_1 0x0B6
127
#define RA_ELC_EVENT_POEG0_EVENT 0x0B7
128
#define RA_ELC_EVENT_POEG1_EVENT 0x0B8
129
#define RA_ELC_EVENT_POEG2_EVENT 0x0B9
130
#define RA_ELC_EVENT_POEG3_EVENT 0x0BA
131
#define RA_ELC_EVENT_GPT0_CAPTURE_COMPARE_A 0x0C0
132
#define RA_ELC_EVENT_GPT0_CAPTURE_COMPARE_B 0x0C1
133
#define RA_ELC_EVENT_GPT0_COMPARE_C 0x0C2
134
#define RA_ELC_EVENT_GPT0_COMPARE_D 0x0C3
135
#define RA_ELC_EVENT_GPT0_COMPARE_E 0x0C4
136
#define RA_ELC_EVENT_GPT0_COMPARE_F 0x0C5
137
#define RA_ELC_EVENT_GPT0_COUNTER_OVERFLOW 0x0C6
138
#define RA_ELC_EVENT_GPT0_COUNTER_UNDERFLOW 0x0C7
139
#define RA_ELC_EVENT_GPT0_PC 0x0C8
140
#define RA_ELC_EVENT_GPT0_AD_TRIG_A 0x0C9
141
#define RA_ELC_EVENT_GPT0_AD_TRIG_B 0x0CA
142
#define RA_ELC_EVENT_GPT1_CAPTURE_COMPARE_A 0x0CB
143
#define RA_ELC_EVENT_GPT1_CAPTURE_COMPARE_B 0x0CC
144
#define RA_ELC_EVENT_GPT1_COMPARE_C 0x0CD
145
#define RA_ELC_EVENT_GPT1_COMPARE_D 0x0CE
146
#define RA_ELC_EVENT_GPT1_COMPARE_E 0x0CF
147
#define RA_ELC_EVENT_GPT1_COMPARE_F 0x0D0
148
#define RA_ELC_EVENT_GPT1_COUNTER_OVERFLOW 0x0D1
149
#define RA_ELC_EVENT_GPT1_COUNTER_UNDERFLOW 0x0D2
150
#define RA_ELC_EVENT_GPT1_PC 0x0D3
151
#define RA_ELC_EVENT_GPT1_AD_TRIG_A 0x0D4
152
#define RA_ELC_EVENT_GPT1_AD_TRIG_B 0x0D5
153
#define RA_ELC_EVENT_GPT2_CAPTURE_COMPARE_A 0x0D6
154
#define RA_ELC_EVENT_GPT2_CAPTURE_COMPARE_B 0x0D7
155
#define RA_ELC_EVENT_GPT2_COMPARE_C 0x0D8
156
#define RA_ELC_EVENT_GPT2_COMPARE_D 0x0D9
157
#define RA_ELC_EVENT_GPT2_COMPARE_E 0x0DA
158
#define RA_ELC_EVENT_GPT2_COMPARE_F 0x0DB
159
#define RA_ELC_EVENT_GPT2_COUNTER_OVERFLOW 0x0DC
160
#define RA_ELC_EVENT_GPT2_COUNTER_UNDERFLOW 0x0DD
161
#define RA_ELC_EVENT_GPT2_AD_TRIG_A 0x0DF
162
#define RA_ELC_EVENT_GPT2_AD_TRIG_B 0x0E0
163
#define RA_ELC_EVENT_GPT3_CAPTURE_COMPARE_A 0x0E1
164
#define RA_ELC_EVENT_GPT3_CAPTURE_COMPARE_B 0x0E2
165
#define RA_ELC_EVENT_GPT3_COMPARE_C 0x0E3
166
#define RA_ELC_EVENT_GPT3_COMPARE_D 0x0E4
167
#define RA_ELC_EVENT_GPT3_COMPARE_E 0x0E5
168
#define RA_ELC_EVENT_GPT3_COMPARE_F 0x0E6
169
#define RA_ELC_EVENT_GPT3_COUNTER_OVERFLOW 0x0E7
170
#define RA_ELC_EVENT_GPT3_COUNTER_UNDERFLOW 0x0E8
171
#define RA_ELC_EVENT_GPT3_AD_TRIG_A 0x0EA
172
#define RA_ELC_EVENT_GPT3_AD_TRIG_B 0x0EB
173
#define RA_ELC_EVENT_GPT4_CAPTURE_COMPARE_A 0x0EC
174
#define RA_ELC_EVENT_GPT4_CAPTURE_COMPARE_B 0x0ED
175
#define RA_ELC_EVENT_GPT4_COMPARE_C 0x0EE
176
#define RA_ELC_EVENT_GPT4_COMPARE_D 0x0EF
177
#define RA_ELC_EVENT_GPT4_COMPARE_E 0x0F0
178
#define RA_ELC_EVENT_GPT4_COMPARE_F 0x0F1
179
#define RA_ELC_EVENT_GPT4_COUNTER_OVERFLOW 0x0F2
180
#define RA_ELC_EVENT_GPT4_COUNTER_UNDERFLOW 0x0F3
181
#define RA_ELC_EVENT_GPT4_PC 0x0F4
182
#define RA_ELC_EVENT_GPT4_AD_TRIG_A 0x0F5
183
#define RA_ELC_EVENT_GPT4_AD_TRIG_B 0x0F6
184
#define RA_ELC_EVENT_GPT5_CAPTURE_COMPARE_A 0x0F7
185
#define RA_ELC_EVENT_GPT5_CAPTURE_COMPARE_B 0x0F8
186
#define RA_ELC_EVENT_GPT5_COMPARE_C 0x0F9
187
#define RA_ELC_EVENT_GPT5_COMPARE_D 0x0FA
188
#define RA_ELC_EVENT_GPT5_COMPARE_E 0x0FB
189
#define RA_ELC_EVENT_GPT5_COMPARE_F 0x0FC
190
#define RA_ELC_EVENT_GPT5_COUNTER_OVERFLOW 0x0FD
191
#define RA_ELC_EVENT_GPT5_COUNTER_UNDERFLOW 0x0FE
192
#define RA_ELC_EVENT_GPT5_PC 0x0FF
193
#define RA_ELC_EVENT_GPT5_AD_TRIG_A 0x100
194
#define RA_ELC_EVENT_GPT5_AD_TRIG_B 0x101
195
#define RA_ELC_EVENT_OPS_UVW_EDGE 0x15C
196
#define RA_ELC_EVENT_ADC0_SCAN_END 0x160
197
#define RA_ELC_EVENT_ADC0_SCAN_END_B 0x161
198
#define RA_ELC_EVENT_ADC0_WINDOW_A 0x162
199
#define RA_ELC_EVENT_ADC0_WINDOW_B 0x163
200
#define RA_ELC_EVENT_ADC0_COMPARE_MATCH 0x164
201
#define RA_ELC_EVENT_ADC0_COMPARE_MISMATCH 0x165
202
#define RA_ELC_EVENT_SCI0_RXI 0x180
203
#define RA_ELC_EVENT_SCI0_TXI 0x181
204
#define RA_ELC_EVENT_SCI0_TEI 0x182
205
#define RA_ELC_EVENT_SCI0_ERI 0x183
206
#define RA_ELC_EVENT_SCI0_AM 0x184
207
#define RA_ELC_EVENT_SCI0_RXI_OR_ERI 0x185
208
#define RA_ELC_EVENT_SCI9_RXI 0x1B6
209
#define RA_ELC_EVENT_SCI9_TXI 0x1B7
210
#define RA_ELC_EVENT_SCI9_TEI 0x1B8
211
#define RA_ELC_EVENT_SCI9_ERI 0x1B9
212
#define RA_ELC_EVENT_SCI9_AM 0x1BA
213
#define RA_ELC_EVENT_SPI0_RXI 0x1C4
214
#define RA_ELC_EVENT_SPI0_TXI 0x1C5
215
#define RA_ELC_EVENT_SPI0_IDLE 0x1C6
216
#define RA_ELC_EVENT_SPI0_ERI 0x1C7
217
#define RA_ELC_EVENT_SPI0_TEI 0x1C8
218
#define RA_ELC_EVENT_SPI1_RXI 0x1C9
219
#define RA_ELC_EVENT_SPI1_TXI 0x1CA
220
#define RA_ELC_EVENT_SPI1_IDLE 0x1CB
221
#define RA_ELC_EVENT_SPI1_ERI 0x1CC
222
#define RA_ELC_EVENT_SPI1_TEI 0x1CD
223
#define RA_ELC_EVENT_CAN0_MRAM_ERI 0x1D0
224
#define RA_ELC_EVENT_QSPI_INT 0x1DA
225
#define RA_ELC_EVENT_DOC_INT 0x1DB
226
#define RA_ELC_EVENT_I3C0_RESPONSE 0x1DC
227
#define RA_ELC_EVENT_I3C0_COMMAND 0x1DD
228
#define RA_ELC_EVENT_I3C0_IBI 0x1DE
229
#define RA_ELC_EVENT_I3C0_RX 0x1DF
230
#define RA_ELC_EVENT_IICB0_RXI 0x1DF
231
#define RA_ELC_EVENT_I3C0_TX 0x1E0
232
#define RA_ELC_EVENT_IICB0_TXI 0x1E0
233
#define RA_ELC_EVENT_I3C0_RCV_STATUS 0x1E1
234
#define RA_ELC_EVENT_I3C0_HRESP 0x1E2
235
#define RA_ELC_EVENT_I3C0_HCMD 0x1E3
236
#define RA_ELC_EVENT_I3C0_HRX 0x1E4
237
#define RA_ELC_EVENT_I3C0_HTX 0x1E5
238
#define RA_ELC_EVENT_I3C0_TEND 0x1E6
239
#define RA_ELC_EVENT_IICB0_TEI 0x1E6
240
#define RA_ELC_EVENT_I3C0_EEI 0x1E7
241
#define RA_ELC_EVENT_IICB0_ERI 0x1E7
242
#define RA_ELC_EVENT_I3C0_STEV 0x1E8
243
#define RA_ELC_EVENT_I3C0_MREFOVF 0x1E9
244
#define RA_ELC_EVENT_I3C0_MREFCPT 0x1EA
245
#define RA_ELC_EVENT_I3C0_AMEV 0x1EB
246
#define RA_ELC_EVENT_I3C0_WU 0x1EC
247
#define RA_ELC_EVENT_TRNG_RDREQ 0x1F3
248
249
/* Renesas RA ELC peripherals that can be linked to event signals. */
250
#define RA_ELC_PERIPHERAL_GPT_A 0
251
#define RA_ELC_PERIPHERAL_GPT_B 1
252
#define RA_ELC_PERIPHERAL_GPT_C 2
253
#define RA_ELC_PERIPHERAL_GPT_D 3
254
#define RA_ELC_PERIPHERAL_GPT_E 4
255
#define RA_ELC_PERIPHERAL_GPT_F 5
256
#define RA_ELC_PERIPHERAL_GPT_G 6
257
#define RA_ELC_PERIPHERAL_GPT_H 7
258
#define RA_ELC_PERIPHERAL_ADC0 8
259
#define RA_ELC_PERIPHERAL_ADC0_B 9
260
#define RA_ELC_PERIPHERAL_DAC0 12
261
#define RA_ELC_PERIPHERAL_DAC1 13
262
#define RA_ELC_PERIPHERAL_IOPORT1 14
263
#define RA_ELC_PERIPHERAL_IOPORT2 15
264
#define RA_ELC_PERIPHERAL_IOPORT3 16
265
#define RA_ELC_PERIPHERAL_IOPORT4 17
266
#define RA_ELC_PERIPHERAL_I3C 23
267
269
271
272
#endif
/* ZEPHYR_INCLUDE_DT_BINDINGS_MISC_RENESAS_RA_ELC_RA6E2_ELC_H_ */
zephyr
dt-bindings
misc
renesas
ra-elc
ra6e2-elc.h
Generated on
for Zephyr API Documentation by
1.16.1