Zephyr API Documentation
4.4.99
A Scalable Open Source RTOS
Loading...
Searching...
No Matches
ra6m2-elc.h
Go to the documentation of this file.
1
/*
2
* Copyright (c) 2025 Renesas Electronics Corporation
3
*
4
* SPDX-License-Identifier: Apache-2.0
5
*/
6
12
13
#ifndef ZEPHYR_INCLUDE_DT_BINDINGS_MISC_RENESAS_RA_ELC_RA6M2_ELC_H_
14
#define ZEPHYR_INCLUDE_DT_BINDINGS_MISC_RENESAS_RA_ELC_RA6M2_ELC_H_
15
20
53
55
56
/* Event codes for Renesas RA6M2 Event Link Controller (ELC). */
57
#define RA_ELC_EVENT_NONE 0x0
58
#define RA_ELC_EVENT_ICU_IRQ0 0x001
59
#define RA_ELC_EVENT_ICU_IRQ1 0x002
60
#define RA_ELC_EVENT_ICU_IRQ2 0x003
61
#define RA_ELC_EVENT_ICU_IRQ3 0x004
62
#define RA_ELC_EVENT_ICU_IRQ4 0x005
63
#define RA_ELC_EVENT_ICU_IRQ5 0x006
64
#define RA_ELC_EVENT_ICU_IRQ6 0x007
65
#define RA_ELC_EVENT_ICU_IRQ7 0x008
66
#define RA_ELC_EVENT_ICU_IRQ8 0x009
67
#define RA_ELC_EVENT_ICU_IRQ9 0x00A
68
#define RA_ELC_EVENT_ICU_IRQ10 0x00B
69
#define RA_ELC_EVENT_ICU_IRQ11 0x00C
70
#define RA_ELC_EVENT_ICU_IRQ12 0x00D
71
#define RA_ELC_EVENT_ICU_IRQ13 0x00E
72
#define RA_ELC_EVENT_ICU_IRQ14 0x00F
73
#define RA_ELC_EVENT_ICU_IRQ15 0x010
74
#define RA_ELC_EVENT_DMAC0_INT 0x020
75
#define RA_ELC_EVENT_DMAC1_INT 0x021
76
#define RA_ELC_EVENT_DMAC2_INT 0x022
77
#define RA_ELC_EVENT_DMAC3_INT 0x023
78
#define RA_ELC_EVENT_DMAC4_INT 0x024
79
#define RA_ELC_EVENT_DMAC5_INT 0x025
80
#define RA_ELC_EVENT_DMAC6_INT 0x026
81
#define RA_ELC_EVENT_DMAC7_INT 0x027
82
#define RA_ELC_EVENT_DTC_COMPLETE 0x029
83
#define RA_ELC_EVENT_DTC_END 0x02A
84
#define RA_ELC_EVENT_ICU_SNOOZE_CANCEL 0x02D
85
#define RA_ELC_EVENT_FCU_FIFERR 0x030
86
#define RA_ELC_EVENT_FCU_FRDYI 0x031
87
#define RA_ELC_EVENT_LVD_LVD1 0x038
88
#define RA_ELC_EVENT_LVD_LVD2 0x039
89
#define RA_ELC_EVENT_CGC_MOSC_STOP 0x03B
90
#define RA_ELC_EVENT_LPM_SNOOZE_REQUEST 0x03C
91
#define RA_ELC_EVENT_AGT0_INT 0x040
92
#define RA_ELC_EVENT_AGT0_COMPARE_A 0x041
93
#define RA_ELC_EVENT_AGT0_COMPARE_B 0x042
94
#define RA_ELC_EVENT_AGT1_INT 0x043
95
#define RA_ELC_EVENT_AGT1_COMPARE_A 0x044
96
#define RA_ELC_EVENT_AGT1_COMPARE_B 0x045
97
#define RA_ELC_EVENT_IWDT_UNDERFLOW 0x046
98
#define RA_ELC_EVENT_WDT_UNDERFLOW 0x047
99
#define RA_ELC_EVENT_RTC_ALARM 0x048
100
#define RA_ELC_EVENT_RTC_PERIOD 0x049
101
#define RA_ELC_EVENT_RTC_CARRY 0x04A
102
#define RA_ELC_EVENT_ADC0_SCAN_END 0x04B
103
#define RA_ELC_EVENT_ADC0_SCAN_END_B 0x04C
104
#define RA_ELC_EVENT_ADC0_WINDOW_A 0x04D
105
#define RA_ELC_EVENT_ADC0_WINDOW_B 0x04E
106
#define RA_ELC_EVENT_ADC0_COMPARE_MATCH 0x04F
107
#define RA_ELC_EVENT_ADC0_COMPARE_MISMATCH 0x050
108
#define RA_ELC_EVENT_ADC1_SCAN_END 0x051
109
#define RA_ELC_EVENT_ADC1_SCAN_END_B 0x052
110
#define RA_ELC_EVENT_ADC1_WINDOW_A 0x053
111
#define RA_ELC_EVENT_ADC1_WINDOW_B 0x054
112
#define RA_ELC_EVENT_ADC1_COMPARE_MATCH 0x055
113
#define RA_ELC_EVENT_ADC1_COMPARE_MISMATCH 0x056
114
#define RA_ELC_EVENT_ACMPHS0_INT 0x057
115
#define RA_ELC_EVENT_ACMPHS1_INT 0x058
116
#define RA_ELC_EVENT_ACMPHS2_INT 0x059
117
#define RA_ELC_EVENT_ACMPHS3_INT 0x05A
118
#define RA_ELC_EVENT_ACMPHS4_INT 0x05B
119
#define RA_ELC_EVENT_ACMPHS5_INT 0x05C
120
#define RA_ELC_EVENT_USBFS_FIFO_0 0x05F
121
#define RA_ELC_EVENT_USBFS_FIFO_1 0x060
122
#define RA_ELC_EVENT_USBFS_INT 0x061
123
#define RA_ELC_EVENT_USBFS_RESUME 0x062
124
#define RA_ELC_EVENT_IIC0_RXI 0x063
125
#define RA_ELC_EVENT_IIC0_TXI 0x064
126
#define RA_ELC_EVENT_IIC0_TEI 0x065
127
#define RA_ELC_EVENT_IIC0_ERI 0x066
128
#define RA_ELC_EVENT_IIC0_WUI 0x067
129
#define RA_ELC_EVENT_IIC1_RXI 0x068
130
#define RA_ELC_EVENT_IIC1_TXI 0x069
131
#define RA_ELC_EVENT_IIC1_TEI 0x06A
132
#define RA_ELC_EVENT_IIC1_ERI 0x06B
133
#define RA_ELC_EVENT_IIC2_RXI 0x06D
134
#define RA_ELC_EVENT_IIC2_TXI 0x06E
135
#define RA_ELC_EVENT_IIC2_TEI 0x06F
136
#define RA_ELC_EVENT_IIC2_ERI 0x070
137
#define RA_ELC_EVENT_SSI0_TXI 0x072
138
#define RA_ELC_EVENT_SSI0_RXI 0x073
139
#define RA_ELC_EVENT_SSI0_INT 0x075
140
#define RA_ELC_EVENT_SRC_INPUT_FIFO_EMPTY 0x07A
141
#define RA_ELC_EVENT_SRC_OUTPUT_FIFO_FULL 0x07B
142
#define RA_ELC_EVENT_SRC_OUTPUT_FIFO_OVERFLOW 0x07C
143
#define RA_ELC_EVENT_SRC_OUTPUT_FIFO_UNDERFLOW 0x07D
144
#define RA_ELC_EVENT_SRC_CONVERSION_END 0x07E
145
#define RA_ELC_EVENT_PDC_RECEIVE_DATA_READY 0x07F
146
#define RA_ELC_EVENT_PDC_FRAME_END 0x080
147
#define RA_ELC_EVENT_PDC_INT 0x081
148
#define RA_ELC_EVENT_CTSU_WRITE 0x082
149
#define RA_ELC_EVENT_CTSU_READ 0x083
150
#define RA_ELC_EVENT_CTSU_END 0x084
151
#define RA_ELC_EVENT_KEY_INT 0x085
152
#define RA_ELC_EVENT_DOC_INT 0x086
153
#define RA_ELC_EVENT_CAC_FREQUENCY_ERROR 0x087
154
#define RA_ELC_EVENT_CAC_MEASUREMENT_END 0x088
155
#define RA_ELC_EVENT_CAC_OVERFLOW 0x089
156
#define RA_ELC_EVENT_CAN0_ERROR 0x08A
157
#define RA_ELC_EVENT_CAN0_FIFO_RX 0x08B
158
#define RA_ELC_EVENT_CAN0_FIFO_TX 0x08C
159
#define RA_ELC_EVENT_CAN0_MAILBOX_RX 0x08D
160
#define RA_ELC_EVENT_CAN0_MAILBOX_TX 0x08E
161
#define RA_ELC_EVENT_CAN1_ERROR 0x08F
162
#define RA_ELC_EVENT_CAN1_FIFO_RX 0x090
163
#define RA_ELC_EVENT_CAN1_FIFO_TX 0x091
164
#define RA_ELC_EVENT_CAN1_MAILBOX_RX 0x092
165
#define RA_ELC_EVENT_CAN1_MAILBOX_TX 0x093
166
#define RA_ELC_EVENT_IOPORT_EVENT_1 0x094
167
#define RA_ELC_EVENT_IOPORT_EVENT_2 0x095
168
#define RA_ELC_EVENT_IOPORT_EVENT_3 0x096
169
#define RA_ELC_EVENT_IOPORT_EVENT_4 0x097
170
#define RA_ELC_EVENT_ELC_SOFTWARE_EVENT_0 0x098
171
#define RA_ELC_EVENT_ELC_SOFTWARE_EVENT_1 0x099
172
#define RA_ELC_EVENT_POEG0_EVENT 0x09A
173
#define RA_ELC_EVENT_POEG1_EVENT 0x09B
174
#define RA_ELC_EVENT_POEG2_EVENT 0x09C
175
#define RA_ELC_EVENT_POEG3_EVENT 0x09D
176
#define RA_ELC_EVENT_GPT0_CAPTURE_COMPARE_A 0x0B0
177
#define RA_ELC_EVENT_GPT0_CAPTURE_COMPARE_B 0x0B1
178
#define RA_ELC_EVENT_GPT0_COMPARE_C 0x0B2
179
#define RA_ELC_EVENT_GPT0_COMPARE_D 0x0B3
180
#define RA_ELC_EVENT_GPT0_COMPARE_E 0x0B4
181
#define RA_ELC_EVENT_GPT0_COMPARE_F 0x0B5
182
#define RA_ELC_EVENT_GPT0_COUNTER_OVERFLOW 0x0B6
183
#define RA_ELC_EVENT_GPT0_COUNTER_UNDERFLOW 0x0B7
184
#define RA_ELC_EVENT_GPT0_AD_TRIG_A 0x0B8
185
#define RA_ELC_EVENT_GPT0_AD_TRIG_B 0x0B9
186
#define RA_ELC_EVENT_GPT1_CAPTURE_COMPARE_A 0x0BA
187
#define RA_ELC_EVENT_GPT1_CAPTURE_COMPARE_B 0x0BB
188
#define RA_ELC_EVENT_GPT1_COMPARE_C 0x0BC
189
#define RA_ELC_EVENT_GPT1_COMPARE_D 0x0BD
190
#define RA_ELC_EVENT_GPT1_COMPARE_E 0x0BE
191
#define RA_ELC_EVENT_GPT1_COMPARE_F 0x0BF
192
#define RA_ELC_EVENT_GPT1_COUNTER_OVERFLOW 0x0C0
193
#define RA_ELC_EVENT_GPT1_COUNTER_UNDERFLOW 0x0C1
194
#define RA_ELC_EVENT_GPT1_AD_TRIG_A 0x0C2
195
#define RA_ELC_EVENT_GPT1_AD_TRIG_B 0x0C3
196
#define RA_ELC_EVENT_GPT2_CAPTURE_COMPARE_A 0x0C4
197
#define RA_ELC_EVENT_GPT2_CAPTURE_COMPARE_B 0x0C5
198
#define RA_ELC_EVENT_GPT2_COMPARE_C 0x0C6
199
#define RA_ELC_EVENT_GPT2_COMPARE_D 0x0C7
200
#define RA_ELC_EVENT_GPT2_COMPARE_E 0x0C8
201
#define RA_ELC_EVENT_GPT2_COMPARE_F 0x0C9
202
#define RA_ELC_EVENT_GPT2_COUNTER_OVERFLOW 0x0CA
203
#define RA_ELC_EVENT_GPT2_COUNTER_UNDERFLOW 0x0CB
204
#define RA_ELC_EVENT_GPT2_AD_TRIG_A 0x0CC
205
#define RA_ELC_EVENT_GPT2_AD_TRIG_B 0x0CD
206
#define RA_ELC_EVENT_GPT3_CAPTURE_COMPARE_A 0x0CE
207
#define RA_ELC_EVENT_GPT3_CAPTURE_COMPARE_B 0x0CF
208
#define RA_ELC_EVENT_GPT3_COMPARE_C 0x0D0
209
#define RA_ELC_EVENT_GPT3_COMPARE_D 0x0D1
210
#define RA_ELC_EVENT_GPT3_COMPARE_E 0x0D2
211
#define RA_ELC_EVENT_GPT3_COMPARE_F 0x0D3
212
#define RA_ELC_EVENT_GPT3_COUNTER_OVERFLOW 0x0D4
213
#define RA_ELC_EVENT_GPT3_COUNTER_UNDERFLOW 0x0D5
214
#define RA_ELC_EVENT_GPT3_AD_TRIG_A 0x0D6
215
#define RA_ELC_EVENT_GPT3_AD_TRIG_B 0x0D7
216
#define RA_ELC_EVENT_GPT4_CAPTURE_COMPARE_A 0x0D8
217
#define RA_ELC_EVENT_GPT4_CAPTURE_COMPARE_B 0x0D9
218
#define RA_ELC_EVENT_GPT4_COMPARE_C 0x0DA
219
#define RA_ELC_EVENT_GPT4_COMPARE_D 0x0DB
220
#define RA_ELC_EVENT_GPT4_COMPARE_E 0x0DC
221
#define RA_ELC_EVENT_GPT4_COMPARE_F 0x0DD
222
#define RA_ELC_EVENT_GPT4_COUNTER_OVERFLOW 0x0DE
223
#define RA_ELC_EVENT_GPT4_COUNTER_UNDERFLOW 0x0DF
224
#define RA_ELC_EVENT_GPT4_AD_TRIG_A 0x0E0
225
#define RA_ELC_EVENT_GPT4_AD_TRIG_B 0x0E1
226
#define RA_ELC_EVENT_GPT5_CAPTURE_COMPARE_A 0x0E2
227
#define RA_ELC_EVENT_GPT5_CAPTURE_COMPARE_B 0x0E3
228
#define RA_ELC_EVENT_GPT5_COMPARE_C 0x0E4
229
#define RA_ELC_EVENT_GPT5_COMPARE_D 0x0E5
230
#define RA_ELC_EVENT_GPT5_COMPARE_E 0x0E6
231
#define RA_ELC_EVENT_GPT5_COMPARE_F 0x0E7
232
#define RA_ELC_EVENT_GPT5_COUNTER_OVERFLOW 0x0E8
233
#define RA_ELC_EVENT_GPT5_COUNTER_UNDERFLOW 0x0E9
234
#define RA_ELC_EVENT_GPT5_AD_TRIG_A 0x0EA
235
#define RA_ELC_EVENT_GPT5_AD_TRIG_B 0x0EB
236
#define RA_ELC_EVENT_GPT6_CAPTURE_COMPARE_A 0x0EC
237
#define RA_ELC_EVENT_GPT6_CAPTURE_COMPARE_B 0x0ED
238
#define RA_ELC_EVENT_GPT6_COMPARE_C 0x0EE
239
#define RA_ELC_EVENT_GPT6_COMPARE_D 0x0EF
240
#define RA_ELC_EVENT_GPT6_COMPARE_E 0x0F0
241
#define RA_ELC_EVENT_GPT6_COMPARE_F 0x0F1
242
#define RA_ELC_EVENT_GPT6_COUNTER_OVERFLOW 0x0F2
243
#define RA_ELC_EVENT_GPT6_COUNTER_UNDERFLOW 0x0F3
244
#define RA_ELC_EVENT_GPT6_AD_TRIG_A 0x0F4
245
#define RA_ELC_EVENT_GPT6_AD_TRIG_B 0x0F5
246
#define RA_ELC_EVENT_GPT7_CAPTURE_COMPARE_A 0x0F6
247
#define RA_ELC_EVENT_GPT7_CAPTURE_COMPARE_B 0x0F7
248
#define RA_ELC_EVENT_GPT7_COMPARE_C 0x0F8
249
#define RA_ELC_EVENT_GPT7_COMPARE_D 0x0F9
250
#define RA_ELC_EVENT_GPT7_COMPARE_E 0x0FA
251
#define RA_ELC_EVENT_GPT7_COMPARE_F 0x0FB
252
#define RA_ELC_EVENT_GPT7_COUNTER_OVERFLOW 0x0FC
253
#define RA_ELC_EVENT_GPT7_COUNTER_UNDERFLOW 0x0FD
254
#define RA_ELC_EVENT_GPT7_AD_TRIG_A 0x0FE
255
#define RA_ELC_EVENT_GPT7_AD_TRIG_B 0x0FF
256
#define RA_ELC_EVENT_GPT8_CAPTURE_COMPARE_A 0x100
257
#define RA_ELC_EVENT_GPT8_CAPTURE_COMPARE_B 0x101
258
#define RA_ELC_EVENT_GPT8_COMPARE_C 0x102
259
#define RA_ELC_EVENT_GPT8_COMPARE_D 0x103
260
#define RA_ELC_EVENT_GPT8_COMPARE_E 0x104
261
#define RA_ELC_EVENT_GPT8_COMPARE_F 0x105
262
#define RA_ELC_EVENT_GPT8_COUNTER_OVERFLOW 0x106
263
#define RA_ELC_EVENT_GPT8_COUNTER_UNDERFLOW 0x107
264
#define RA_ELC_EVENT_GPT9_CAPTURE_COMPARE_A 0x10A
265
#define RA_ELC_EVENT_GPT9_CAPTURE_COMPARE_B 0x10B
266
#define RA_ELC_EVENT_GPT9_COMPARE_C 0x10C
267
#define RA_ELC_EVENT_GPT9_COMPARE_D 0x10D
268
#define RA_ELC_EVENT_GPT9_COMPARE_E 0x10E
269
#define RA_ELC_EVENT_GPT9_COMPARE_F 0x10F
270
#define RA_ELC_EVENT_GPT9_COUNTER_OVERFLOW 0x110
271
#define RA_ELC_EVENT_GPT9_COUNTER_UNDERFLOW 0x111
272
#define RA_ELC_EVENT_GPT10_CAPTURE_COMPARE_A 0x114
273
#define RA_ELC_EVENT_GPT10_CAPTURE_COMPARE_B 0x115
274
#define RA_ELC_EVENT_GPT10_COMPARE_C 0x116
275
#define RA_ELC_EVENT_GPT10_COMPARE_D 0x117
276
#define RA_ELC_EVENT_GPT10_COMPARE_E 0x118
277
#define RA_ELC_EVENT_GPT10_COMPARE_F 0x119
278
#define RA_ELC_EVENT_GPT10_COUNTER_OVERFLOW 0x11A
279
#define RA_ELC_EVENT_GPT10_COUNTER_UNDERFLOW 0x11B
280
#define RA_ELC_EVENT_GPT11_CAPTURE_COMPARE_A 0x11E
281
#define RA_ELC_EVENT_GPT11_CAPTURE_COMPARE_B 0x11F
282
#define RA_ELC_EVENT_GPT11_COMPARE_C 0x120
283
#define RA_ELC_EVENT_GPT11_COMPARE_D 0x121
284
#define RA_ELC_EVENT_GPT11_COMPARE_E 0x122
285
#define RA_ELC_EVENT_GPT11_COMPARE_F 0x123
286
#define RA_ELC_EVENT_GPT11_COUNTER_OVERFLOW 0x124
287
#define RA_ELC_EVENT_GPT11_COUNTER_UNDERFLOW 0x125
288
#define RA_ELC_EVENT_GPT12_CAPTURE_COMPARE_A 0x128
289
#define RA_ELC_EVENT_GPT12_CAPTURE_COMPARE_B 0x129
290
#define RA_ELC_EVENT_GPT12_COMPARE_C 0x12A
291
#define RA_ELC_EVENT_GPT12_COMPARE_D 0x12B
292
#define RA_ELC_EVENT_GPT12_COMPARE_E 0x12C
293
#define RA_ELC_EVENT_GPT12_COMPARE_F 0x12D
294
#define RA_ELC_EVENT_GPT12_COUNTER_OVERFLOW 0x12E
295
#define RA_ELC_EVENT_GPT12_COUNTER_UNDERFLOW 0x12F
296
#define RA_ELC_EVENT_GPT13_CAPTURE_COMPARE_A 0x132
297
#define RA_ELC_EVENT_GPT13_CAPTURE_COMPARE_B 0x133
298
#define RA_ELC_EVENT_GPT13_COMPARE_C 0x134
299
#define RA_ELC_EVENT_GPT13_COMPARE_D 0x135
300
#define RA_ELC_EVENT_GPT13_COMPARE_E 0x136
301
#define RA_ELC_EVENT_GPT13_COMPARE_F 0x137
302
#define RA_ELC_EVENT_GPT13_COUNTER_OVERFLOW 0x138
303
#define RA_ELC_EVENT_GPT13_COUNTER_UNDERFLOW 0x139
304
#define RA_ELC_EVENT_OPS_UVW_EDGE 0x150
305
#define RA_ELC_EVENT_EDMAC0_EINT 0x163
306
#define RA_ELC_EVENT_SCI0_RXI 0x174
307
#define RA_ELC_EVENT_SCI0_TXI 0x175
308
#define RA_ELC_EVENT_SCI0_TEI 0x176
309
#define RA_ELC_EVENT_SCI0_ERI 0x177
310
#define RA_ELC_EVENT_SCI0_AM 0x178
311
#define RA_ELC_EVENT_SCI0_RXI_OR_ERI 0x179
312
#define RA_ELC_EVENT_SCI1_RXI 0x17A
313
#define RA_ELC_EVENT_SCI1_TXI 0x17B
314
#define RA_ELC_EVENT_SCI1_TEI 0x17C
315
#define RA_ELC_EVENT_SCI1_ERI 0x17D
316
#define RA_ELC_EVENT_SCI1_AM 0x17E
317
#define RA_ELC_EVENT_SCI2_RXI 0x180
318
#define RA_ELC_EVENT_SCI2_TXI 0x181
319
#define RA_ELC_EVENT_SCI2_TEI 0x182
320
#define RA_ELC_EVENT_SCI2_ERI 0x183
321
#define RA_ELC_EVENT_SCI2_AM 0x184
322
#define RA_ELC_EVENT_SCI3_RXI 0x186
323
#define RA_ELC_EVENT_SCI3_TXI 0x187
324
#define RA_ELC_EVENT_SCI3_TEI 0x188
325
#define RA_ELC_EVENT_SCI3_ERI 0x189
326
#define RA_ELC_EVENT_SCI3_AM 0x18A
327
#define RA_ELC_EVENT_SCI4_RXI 0x18C
328
#define RA_ELC_EVENT_SCI4_TXI 0x18D
329
#define RA_ELC_EVENT_SCI4_TEI 0x18E
330
#define RA_ELC_EVENT_SCI4_ERI 0x18F
331
#define RA_ELC_EVENT_SCI4_AM 0x190
332
#define RA_ELC_EVENT_SCI5_RXI 0x192
333
#define RA_ELC_EVENT_SCI5_TXI 0x193
334
#define RA_ELC_EVENT_SCI5_TEI 0x194
335
#define RA_ELC_EVENT_SCI5_ERI 0x195
336
#define RA_ELC_EVENT_SCI5_AM 0x196
337
#define RA_ELC_EVENT_SCI6_RXI 0x198
338
#define RA_ELC_EVENT_SCI6_TXI 0x199
339
#define RA_ELC_EVENT_SCI6_TEI 0x19A
340
#define RA_ELC_EVENT_SCI6_ERI 0x19B
341
#define RA_ELC_EVENT_SCI6_AM 0x19C
342
#define RA_ELC_EVENT_SCI7_RXI 0x19E
343
#define RA_ELC_EVENT_SCI7_TXI 0x19F
344
#define RA_ELC_EVENT_SCI7_TEI 0x1A0
345
#define RA_ELC_EVENT_SCI7_ERI 0x1A1
346
#define RA_ELC_EVENT_SCI7_AM 0x1A2
347
#define RA_ELC_EVENT_SCI8_RXI 0x1A4
348
#define RA_ELC_EVENT_SCI8_TXI 0x1A5
349
#define RA_ELC_EVENT_SCI8_TEI 0x1A6
350
#define RA_ELC_EVENT_SCI8_ERI 0x1A7
351
#define RA_ELC_EVENT_SCI8_AM 0x1A8
352
#define RA_ELC_EVENT_SCI9_RXI 0x1AA
353
#define RA_ELC_EVENT_SCI9_TXI 0x1AB
354
#define RA_ELC_EVENT_SCI9_TEI 0x1AC
355
#define RA_ELC_EVENT_SCI9_ERI 0x1AD
356
#define RA_ELC_EVENT_SCI9_AM 0x1AE
357
#define RA_ELC_EVENT_SPI0_RXI 0x1BC
358
#define RA_ELC_EVENT_SPI0_TXI 0x1BD
359
#define RA_ELC_EVENT_SPI0_IDLE 0x1BE
360
#define RA_ELC_EVENT_SPI0_ERI 0x1BF
361
#define RA_ELC_EVENT_SPI0_TEI 0x1C0
362
#define RA_ELC_EVENT_SPI1_RXI 0x1C1
363
#define RA_ELC_EVENT_SPI1_TXI 0x1C2
364
#define RA_ELC_EVENT_SPI1_IDLE 0x1C3
365
#define RA_ELC_EVENT_SPI1_ERI 0x1C4
366
#define RA_ELC_EVENT_SPI1_TEI 0x1C5
367
#define RA_ELC_EVENT_QSPI_INT 0x1C6
368
#define RA_ELC_EVENT_SDHIMMC0_ACCS 0x1C7
369
#define RA_ELC_EVENT_SDHIMMC0_SDIO 0x1C8
370
#define RA_ELC_EVENT_SDHIMMC0_CARD 0x1C9
371
#define RA_ELC_EVENT_SDHIMMC0_DMA_REQ 0x1CA
372
#define RA_ELC_EVENT_SDHIMMC1_ACCS 0x1CB
373
#define RA_ELC_EVENT_SDHIMMC1_SDIO 0x1CC
374
#define RA_ELC_EVENT_SDHIMMC1_CARD 0x1CD
375
#define RA_ELC_EVENT_SDHIMMC1_DMA_REQ 0x1CE
376
377
/* Renesas RA ELC peripherals that can be linked to event signals. */
378
#define RA_ELC_PERIPHERAL_GPT_A 0
379
#define RA_ELC_PERIPHERAL_GPT_B 1
380
#define RA_ELC_PERIPHERAL_GPT_C 2
381
#define RA_ELC_PERIPHERAL_GPT_D 3
382
#define RA_ELC_PERIPHERAL_GPT_E 4
383
#define RA_ELC_PERIPHERAL_GPT_F 5
384
#define RA_ELC_PERIPHERAL_GPT_G 6
385
#define RA_ELC_PERIPHERAL_GPT_H 7
386
#define RA_ELC_PERIPHERAL_ADC0 8
387
#define RA_ELC_PERIPHERAL_ADC0_B 9
388
#define RA_ELC_PERIPHERAL_ADC1 10
389
#define RA_ELC_PERIPHERAL_ADC1_B 11
390
#define RA_ELC_PERIPHERAL_DAC0 12
391
#define RA_ELC_PERIPHERAL_DAC1 13
392
#define RA_ELC_PERIPHERAL_IOPORT1 14
393
#define RA_ELC_PERIPHERAL_IOPORT2 15
394
#define RA_ELC_PERIPHERAL_IOPORT3 16
395
#define RA_ELC_PERIPHERAL_IOPORT4 17
396
#define RA_ELC_PERIPHERAL_CTSU 18
397
399
401
402
#endif
/* ZEPHYR_INCLUDE_DT_BINDINGS_MISC_RENESAS_RA_ELC_RA6M2_ELC_H_ */
zephyr
dt-bindings
misc
renesas
ra-elc
ra6m2-elc.h
Generated on
for Zephyr API Documentation by
1.16.1