Zephyr API Documentation
4.4.99
A Scalable Open Source RTOS
Loading...
Searching...
No Matches
stm32mp13_clock.h
Go to the documentation of this file.
1
/*
2
* Copyright (c) 2025 STMicroelectronics
3
*
4
* SPDX-License-Identifier: Apache-2.0
5
*/
6
#ifndef ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_STM32MP13_CLOCK_H_
7
#define ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_STM32MP13_CLOCK_H_
8
10
11
#include "
stm32_common_clocks.h
"
12
14
/* defined in stm32_common_clocks.h */
16
#define STM32_SRC_HSE (STM32_SRC_LSI + 1)
17
#define STM32_SRC_HSI (STM32_SRC_HSE + 1)
18
20
#define STM32_SRC_PLL1_P (STM32_SRC_HSI + 1)
21
#define STM32_SRC_PLL2_P (STM32_SRC_PLL1_P + 1)
22
#define STM32_SRC_PLL2_Q (STM32_SRC_PLL2_P + 1)
23
#define STM32_SRC_PLL2_R (STM32_SRC_PLL2_Q + 1)
24
#define STM32_SRC_PLL3_P (STM32_SRC_PLL2_R + 1)
25
#define STM32_SRC_PLL3_Q (STM32_SRC_PLL3_P + 1)
26
#define STM32_SRC_PLL3_R (STM32_SRC_PLL3_Q + 1)
27
#define STM32_SRC_PLL4_P (STM32_SRC_PLL3_R + 1)
28
#define STM32_SRC_PLL4_Q (STM32_SRC_PLL4_P + 1)
29
#define STM32_SRC_PLL4_R (STM32_SRC_PLL4_Q + 1)
30
32
#define STM32_CLOCK_BUS_APB1 0x700
33
#define STM32_CLOCK_BUS_APB2 0x708
34
#define STM32_CLOCK_BUS_APB3 0x710
35
#define STM32_CLOCK_BUS_APB3_S 0x718
36
#define STM32_CLOCK_BUS_APB4 0x728
37
#define STM32_CLOCK_BUS_APB4_NS 0x738
38
#define STM32_CLOCK_BUS_APB5 0x740
39
#define STM32_CLOCK_BUS_APB6 0x748
40
#define STM32_CLOCK_BUS_AHB2 0x750
41
#define STM32_CLOCK_BUS_AHB4 0x768
42
#define STM32_CLOCK_BUS_AHB5 0x778
43
#define STM32_CLOCK_BUS_AHB6 0x780
44
45
#define STM32_PERIPH_BUS_MIN STM32_CLOCK_BUS_APB1
46
#define STM32_PERIPH_BUS_MAX STM32_CLOCK_BUS_AHB6
47
49
#define BDCR_REG 0x400
50
#define MCO1CFGR_REG 0x460
51
#define MCO2CFGR_REG 0x464
52
#define I2C12CKSELR_REG 0x600
53
#define I2C345CKSELR_REG 0x604
54
#define SPI2S1CKSELR_REG 0x608
55
#define SPI2S23CKSELR_REG 0x60c
56
#define SPI45CKSELR_REG 0x610
57
#define UART12CKSELR_REG 0x614
58
#define UART35CKSELR_REG 0x618
59
#define UART4CKSELR_REG 0x61c
60
#define UART6CKSELR_REG 0x620
61
#define UART78CKSELR_REG 0x624
62
#define LPTIM1CKSELR_REG 0x628
63
#define LPTIM23CKSELR_REG 0x62c
64
#define LPTIM45CKSELR_REG 0x630
65
#define SAI1CKSELR_REG 0x634
66
#define SAI2CKSELR_REG 0x638
67
#define FDCANCKSELR_REG 0x63c
68
#define SPDIFCKSELR_REG 0x640
69
#define ADC12CKSELR_REG 0x644
70
#define SDMMC12CKSELR_REG 0x648
71
#define ETH12CKSELR_REG 0x64c
72
#define USBCKSELR_REG 0x650
73
#define QSPICKSELR_REG 0x654
74
#define FMCCKSELR_REG 0x658
75
#define RNG1CKSELR_REG 0x65c
76
#define STGENCKSELR_REG 0x660
77
#define DCMIPPCKSELR_REG 0x664
78
#define SAESCKSELR_REG 0x668
79
81
#define MCO1_SEL(val) STM32_DT_CLOCK_SELECT((val), 2, 0, MCO1CFGR_REG)
82
#define MCO1_PRE(val) STM32_DT_CLOCK_SELECT((val), 7, 4, MCO1CFGR_REG)
83
#define MCO2_SEL(val) STM32_DT_CLOCK_SELECT((val), 2, 0, MCO2CFGR_REG)
84
#define MCO2_PRE(val) STM32_DT_CLOCK_SELECT((val), 7, 4, MCO2CFGR_REG)
85
86
#define MCOX_ON BIT(12)
87
88
/* MCO1 source */
89
#define MCO1_SEL_HSI 0
90
#define MCO1_SEL_HSE 1
91
#define MCO1_SEL_CSI 2
92
#define MCO1_SEL_LSI 3
93
#define MCO1_SEL_LSE 4
94
95
/* MCO2 source */
96
#define MCO2_SEL_MPU 0
97
#define MCO2_SEL_AXI 1
98
#define MCO2_SEL_MLAHB 2
99
#define MCO2_SEL_PLL4 3
100
#define MCO2_SEL_HSE 4
101
#define MCO2_SEL_HSI 5
102
103
/* MCO prescaler : division factor */
104
#define MCO_PRE_DIV_1 0
105
#define MCO_PRE_DIV_2 1
106
#define MCO_PRE_DIV_3 2
107
#define MCO_PRE_DIV_4 3
108
#define MCO_PRE_DIV_5 4
109
#define MCO_PRE_DIV_6 5
110
#define MCO_PRE_DIV_7 6
111
#define MCO_PRE_DIV_8 7
112
#define MCO_PRE_DIV_9 8
113
#define MCO_PRE_DIV_10 9
114
#define MCO_PRE_DIV_11 10
115
#define MCO_PRE_DIV_12 11
116
#define MCO_PRE_DIV_13 12
117
#define MCO_PRE_DIV_14 13
118
#define MCO_PRE_DIV_15 14
119
#define MCO_PRE_DIV_16 15
120
121
#define I2C12_SEL(val) STM32_DT_CLOCK_SELECT((val), 2, 0, I2C12CKSELR_REG)
122
#define I2C3_SEL(val) STM32_DT_CLOCK_SELECT((val), 2, 0, I2C345CKSELR_REG)
123
#define I2C4_SEL(val) STM32_DT_CLOCK_SELECT((val), 5, 3, I2C345CKSELR_REG)
124
#define I2C5_SEL(val) STM32_DT_CLOCK_SELECT((val), 8, 6, I2C345CKSELR_REG)
125
#define SPI1_SEL(val) STM32_DT_CLOCK_SELECT((val), 2, 0, SPI2S1CKSELR_REG)
126
#define SPI23_SEL(val) STM32_DT_CLOCK_SELECT((val), 2, 0, SPI2S23CKSELR_REG)
127
#define SPI4_SEL(val) STM32_DT_CLOCK_SELECT((val), 2, 0, SPI45CKSELR_REG)
128
#define SPI5_SEL(val) STM32_DT_CLOCK_SELECT((val), 5, 3, SPI45CKSELR_REG)
129
#define UART1_SEL(val) STM32_DT_CLOCK_SELECT((val), 2, 0, UART12CKSELR_REG)
130
#define UART2_SEL(val) STM32_DT_CLOCK_SELECT((val), 5, 3, UART12CKSELR_REG)
131
#define UART35_SEL(val) STM32_DT_CLOCK_SELECT((val), 2, 0, UART35CKSELR_REG)
132
#define UART4_SEL(val) STM32_DT_CLOCK_SELECT((val), 2, 0, UART4CKSELR_REG)
133
#define UART6_SEL(val) STM32_DT_CLOCK_SELECT((val), 2, 0, UART6CKSELR_REG)
134
#define UART78_SEL(val) STM32_DT_CLOCK_SELECT((val), 2, 0, UART78CKSELR_REG)
135
#define LPTIME1_SEL(val) STM32_DT_CLOCK_SELECT((val), 2, 0, LPTIM1CKSELR_REG)
136
#define LPTIME2_SEL(val) STM32_DT_CLOCK_SELECT((val), 2, 0, LPTIM23CKSELR_REG)
137
#define LPTIME3_SEL(val) STM32_DT_CLOCK_SELECT((val), 5, 3, LPTIM23CKSELR_REG)
138
#define LPTIME45_SEL(val) STM32_DT_CLOCK_SELECT((val), 2, 0, LPTIM45CKSELR_REG)
139
#define SAI1_SEL(val) STM32_DT_CLOCK_SELECT((val), 2, 0, SAI1CKSELR_REG)
140
#define SAI2_SEL(val) STM32_DT_CLOCK_SELECT((val), 2, 0, SAI2CKSELR_REG)
141
#define FDCAN_SEL(val) STM32_DT_CLOCK_SELECT((val), 1, 0, FDCANCKSELR_REG)
142
#define SPDIF_SEL(val) STM32_DT_CLOCK_SELECT((val), 1, 0, SPDIFCKSELR_REG)
143
#define ADC1_SEL(val) STM32_DT_CLOCK_SELECT((val), 1, 0, ADC12CKSELR_REG)
144
#define ADC2_SEL(val) STM32_DT_CLOCK_SELECT((val), 3, 2, ADC12CKSELR_REG)
145
#define SDMMC1_SEL(val) STM32_DT_CLOCK_SELECT((val), 2, 0, SDMMC12CKSELR_REG)
146
#define SDMMC2_SEL(val) STM32_DT_CLOCK_SELECT((val), 5, 3, SDMMC12CKSELR_REG)
147
#define ETH1_SEL(val) STM32_DT_CLOCK_SELECT((val), 1, 0, ETH12CKSELR_REG)
148
#define ETH2_SEL(val) STM32_DT_CLOCK_SELECT((val), 9, 8, ETH12CKSELR_REG)
149
#define USBPHY_SEL(val) STM32_DT_CLOCK_SELECT((val), 1, 0, USBCKSELR_REG)
150
#define USBOTG_SEL(val) STM32_DT_CLOCK_SELECT((val), 4, 4, USBCKSELR_REG)
151
#define QSPI_SEL(val) STM32_DT_CLOCK_SELECT((val), 1, 0, QSPICKSELR_REG)
152
#define FMC_SEL(val) STM32_DT_CLOCK_SELECT((val), 1, 0, FMCCKSELR_REG)
153
#define RNG1_SEL(val) STM32_DT_CLOCK_SELECT((val), 1, 0, RNG1CKSELR_REG)
154
#define STGEN_SEL(val) STM32_DT_CLOCK_SELECT((val), 1, 0, STGENCKSELR_REG)
155
#define DCMIPP_SEL(val) STM32_DT_CLOCK_SELECT((val), 1, 0, DCMIPPCKSELR_REG)
156
#define SAES_SEL(val) STM32_DT_CLOCK_SELECT((val), 1, 0, SAESCKSELR_REG)
157
#define RTC_SEL(val) STM32_DT_CLOCK_SELECT((val), 17, 16, BDCR_REG)
158
160
161
#endif
/* ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_STM32MP13_CLOCK_H_ */
stm32_common_clocks.h
zephyr
dt-bindings
clock
stm32mp13_clock.h
Generated on
for Zephyr API Documentation by
1.16.1
1.16.1