This is the documentation for the latest (main) development branch of Zephyr. If you are looking for the documentation of previous releases, use the drop-down menu on the left and select the desired version.

CONFIG_CLOCK_STM32_PLL3_ENABLE

Enable PLL3

Type: bool

Help

Enable PLL3. It is used to generate the kernel clock for some peripherals.

Direct dependencies

SOC_SERIES_STM32H7X && !CLOCK_CONTROL_STM32_HAS_DTS && !SOC_SERIES_STM32MP1X && CLOCK_CONTROL_STM32_CUBE && CLOCK_CONTROL

(Includes any dependencies from ifs and menus.)

Defaults

No defaults. Implicitly defaults to n.

Kconfig definition

At drivers/clock_control/Kconfig.stm32h7:109

Included via Kconfig:8Kconfig.zephyr:40drivers/Kconfig:54drivers/clock_control/Kconfig:25drivers/clock_control/Kconfig.stm32:153

Menu path: (Top) → Device Drivers → Hardware clock controller support → STM32 Reset & Clock Control

config CLOCK_STM32_PLL3_ENABLE
    bool "Enable PLL3"
    depends on SOC_SERIES_STM32H7X && !CLOCK_CONTROL_STM32_HAS_DTS && !SOC_SERIES_STM32MP1X && CLOCK_CONTROL_STM32_CUBE && CLOCK_CONTROL
    help
      Enable PLL3. It is used to generate the kernel clock for some peripherals.

(The ‘depends on’ condition includes propagated dependencies from ifs and menus.)