This is the documentation for the latest (main) development branch of Zephyr. If you are looking for the documentation of previous releases, use the drop-down menu on the left and select the desired version.

CONFIG_CLOCK_STM32_PLL3_M_DIVISOR

PLL3 divisor

Type: int

Help

PLL divisor, allowed values: 1-63.

Direct dependencies

CLOCK_STM32_PLL3_ENABLE && SOC_SERIES_STM32H7X && !CLOCK_CONTROL_STM32_HAS_DTS && !SOC_SERIES_STM32MP1X && CLOCK_CONTROL_STM32_CUBE && CLOCK_CONTROL

(Includes any dependencies from ifs and menus.)

Default

  • 32

Kconfig definition

At drivers/clock_control/Kconfig.stm32h7:116

Included via Kconfig:8Kconfig.zephyr:40drivers/Kconfig:54drivers/clock_control/Kconfig:25drivers/clock_control/Kconfig.stm32:153

Menu path: (Top) → Device Drivers → Hardware clock controller support → STM32 Reset & Clock Control → Enable PLL3

config CLOCK_STM32_PLL3_M_DIVISOR
    int "PLL3 divisor"
    range 1 63
    default 32
    depends on CLOCK_STM32_PLL3_ENABLE && SOC_SERIES_STM32H7X && !CLOCK_CONTROL_STM32_HAS_DTS && !SOC_SERIES_STM32MP1X && CLOCK_CONTROL_STM32_CUBE && CLOCK_CONTROL
    help
      PLL divisor, allowed values: 1-63.

(The ‘depends on’ condition includes propagated dependencies from ifs and menus.)