This is the documentation for the latest (main) development branch of Zephyr. If you are looking for the documentation of previous releases, use the drop-down menu on the left and select the desired version.

CONFIG_CLOCK_STM32_PLL_DIVISOR

PLL divisor

Type: int

Help

PLL divisor, allowed values: 2-4.

Default

  • 2

Kconfig definition

At drivers/clock_control/Kconfig.stm32l0_l1:17

Included via Kconfig:8Kconfig.zephyr:40drivers/Kconfig:54drivers/clock_control/Kconfig:25drivers/clock_control/Kconfig.stm32:154

Menu path: (Top) → Device Drivers → Hardware clock controller support → STM32 Reset & Clock Control

config CLOCK_STM32_PLL_DIVISOR
    int "PLL divisor"
    range 2 4
    default 2
    depends on CLOCK_STM32_SYSCLK_SRC_PLL && (SOC_SERIES_STM32L0X || SOC_SERIES_STM32L1X) && !CLOCK_CONTROL_STM32_HAS_DTS && !SOC_SERIES_STM32MP1X && CLOCK_CONTROL_STM32_CUBE && CLOCK_CONTROL
    help
      PLL divisor, allowed values: 2-4.

(The ‘depends on’ condition includes propagated dependencies from ifs and menus.)