This is the documentation for the latest (main) development branch of Zephyr. If you are looking for the documentation of previous releases, use the drop-down menu on the left and select the desired version.

CONFIG_CLOCK_STM32_PLL_N_MULTIPLIER

Multiplier factor for PLL VCO output clock

PLL1 VCO multiplier

PLL multiplier

PLL multiplier

PLL multiplier

Type: int

Help

PLLN multiplier factor needs to be set correctly to ensure that the
VCO output frequency is between 100 and 432 MHz, except on STM32F401
where the frequency must be between 192 and 432 MHz.
Allowed values: 50-432 (STM32F401: 192-432)

Help

PLL multiplier, allowed values: 4-512.

Help

PLL multiplier,
L4: allowed values: 8-86. PLL VCO output ranges from 64 to 334MHz
L5: allowed values: 8-86. PLL VCO output ranges from 64 to 334MHz
WB: allowed values: 6-127. PLL VCO output ranges from 96 to 334MHz
WL: allowed values: 6-127. PLL VCO output ranges from 96 to 334MHz

Help

PLL multiplier, allowed values: 8-86
PLL output must not exceed 56MHz(1.8V)/26MHz(1.2V).

Help

PLL multiplier, allowed values: 8-127.

Defaults

  • 336

  • 129

  • 20

  • 8

  • 75

Kconfig definitions

At drivers/clock_control/Kconfig.stm32f2_f4_f7:19

Included via Kconfig:8Kconfig.zephyr:40drivers/Kconfig:54drivers/clock_control/Kconfig:25drivers/clock_control/Kconfig.stm32:152

Menu path: (Top) → Device Drivers → Hardware clock controller support → STM32 Reset & Clock Control

config CLOCK_STM32_PLL_N_MULTIPLIER
    int "Multiplier factor for PLL VCO output clock"
    range 192 432 if SOC_STM32F401XE || SOC_SERIES_STM32F2X
    range 50 432
    default 336
    depends on CLOCK_STM32_SYSCLK_SRC_PLL && (SOC_SERIES_STM32F2X || SOC_SERIES_STM32F4X || SOC_SERIES_STM32F7X) && !CLOCK_CONTROL_STM32_HAS_DTS && !SOC_SERIES_STM32MP1X && CLOCK_CONTROL_STM32_CUBE && CLOCK_CONTROL
    help
      PLLN multiplier factor needs to be set correctly to ensure that the
      VCO output frequency is between 100 and 432 MHz, except on STM32F401
      where the frequency must be between 192 and 432 MHz.
      Allowed values: 50-432 (STM32F401: 192-432)

At drivers/clock_control/Kconfig.stm32h7:75

Included via Kconfig:8Kconfig.zephyr:40drivers/Kconfig:54drivers/clock_control/Kconfig:25drivers/clock_control/Kconfig.stm32:153

Menu path: (Top) → Device Drivers → Hardware clock controller support → STM32 Reset & Clock Control

config CLOCK_STM32_PLL_N_MULTIPLIER
    int "PLL1 VCO multiplier"
    range 4 512
    default 129
    depends on CLOCK_STM32_SYSCLK_SRC_PLL && SOC_SERIES_STM32H7X && !CLOCK_CONTROL_STM32_HAS_DTS && !SOC_SERIES_STM32MP1X && CLOCK_CONTROL_STM32_CUBE && CLOCK_CONTROL
    help
      PLL multiplier, allowed values: 4-512.

At drivers/clock_control/Kconfig.stm32l4_l5_wb_wl:21

Included via Kconfig:8Kconfig.zephyr:40drivers/Kconfig:54drivers/clock_control/Kconfig:25drivers/clock_control/Kconfig.stm32:155

Menu path: (Top) → Device Drivers → Hardware clock controller support → STM32 Reset & Clock Control

config CLOCK_STM32_PLL_N_MULTIPLIER
    int "PLL multiplier"
    range 8 86 if SOC_SERIES_STM32L4X || SOC_SERIES_STM32L5X
    range 6 127 if SOC_SERIES_STM32WBX || SOC_SERIES_STM32WLX
    default 20
    depends on CLOCK_STM32_SYSCLK_SRC_PLL && (SOC_SERIES_STM32L4X || SOC_SERIES_STM32L5X || SOC_SERIES_STM32WBX || SOC_SERIES_STM32WLX) && !CLOCK_CONTROL_STM32_HAS_DTS && !SOC_SERIES_STM32MP1X && CLOCK_CONTROL_STM32_CUBE && CLOCK_CONTROL
    help
      PLL multiplier,
      L4: allowed values: 8-86. PLL VCO output ranges from 64 to 334MHz
      L5: allowed values: 8-86. PLL VCO output ranges from 64 to 334MHz
      WB: allowed values: 6-127. PLL VCO output ranges from 96 to 334MHz
      WL: allowed values: 6-127. PLL VCO output ranges from 96 to 334MHz

At drivers/clock_control/Kconfig.stm32g0:8

Included via Kconfig:8Kconfig.zephyr:40drivers/Kconfig:54drivers/clock_control/Kconfig:25drivers/clock_control/Kconfig.stm32:156

Menu path: (Top) → Device Drivers → Hardware clock controller support → STM32 Reset & Clock Control

config CLOCK_STM32_PLL_N_MULTIPLIER
    int "PLL multiplier"
    range 8 86
    default 8
    depends on CLOCK_STM32_SYSCLK_SRC_PLL && SOC_SERIES_STM32G0X && !CLOCK_CONTROL_STM32_HAS_DTS && !SOC_SERIES_STM32MP1X && CLOCK_CONTROL_STM32_CUBE && CLOCK_CONTROL
    help
      PLL multiplier, allowed values: 8-86
      PLL output must not exceed 56MHz(1.8V)/26MHz(1.2V).

At drivers/clock_control/Kconfig.stm32g4:16

Included via Kconfig:8Kconfig.zephyr:40drivers/Kconfig:54drivers/clock_control/Kconfig:25drivers/clock_control/Kconfig.stm32:157

Menu path: (Top) → Device Drivers → Hardware clock controller support → STM32 Reset & Clock Control

config CLOCK_STM32_PLL_N_MULTIPLIER
    int "PLL multiplier"
    range 8 127
    default 75
    depends on CLOCK_STM32_SYSCLK_SRC_PLL && SOC_SERIES_STM32G4X && !CLOCK_CONTROL_STM32_HAS_DTS && !SOC_SERIES_STM32MP1X && CLOCK_CONTROL_STM32_CUBE && CLOCK_CONTROL
    help
      PLL multiplier, allowed values: 8-127.

(The ‘depends on’ condition includes propagated dependencies from ifs and menus.)