This is the documentation for the latest (main) development branch of Zephyr. If you are looking for the documentation of previous releases, use the drop-down menu on the left and select the desired version.

CONFIG_CLOCK_STM32_PLL_XTPRE

HSE to PLL /2 prescaler

Type: bool

Help

Enable this option to enable /2 prescaler on HSE to PLL clock signal

Defaults

No defaults. Implicitly defaults to n.

Kconfig definition

At drivers/clock_control/Kconfig.stm32f1:8

Included via Kconfig:8Kconfig.zephyr:40drivers/Kconfig:54drivers/clock_control/Kconfig:25drivers/clock_control/Kconfig.stm32:151

Menu path: (Top) → Device Drivers → Hardware clock controller support → STM32 Reset & Clock Control

config CLOCK_STM32_PLL_XTPRE
    bool "HSE to PLL /2 prescaler"
    depends on SOC_STM32F10X_DENSITY_DEVICE && CLOCK_STM32_PLL_SRC_HSE && SOC_SERIES_STM32F1X && !CLOCK_CONTROL_STM32_HAS_DTS && !SOC_SERIES_STM32MP1X && CLOCK_CONTROL_STM32_CUBE && CLOCK_CONTROL
    help
      Enable this option to enable /2 prescaler on HSE to PLL clock signal

(The ‘depends on’ condition includes propagated dependencies from ifs and menus.)