This is the documentation for the latest (master) development branch of Zephyr. If you are looking for the documentation of previous releases, use the drop-down menu on the left and select the desired version.
CONFIG_RISCV_SOC_INTERRUPT_INIT

Enable SOC-based interrupt initialization

Type: bool

Help

Enable SOC-based interrupt initialization (call soc_interrupt_init, within _IntLibInit when enabled)

Direct dependencies

SOC_OPENISA_RV32M1_RISCV32 || SOC_SERIES_RISCV32_MIV || SOC_SERIES_RISCV_SIFIVE_FREEDOM || RISCV

(Includes any dependencies from ifs and menus.)

Defaults

  • y

  • y

  • y

Symbols that select this symbol

Kconfig definitions

At soc/riscv/openisa_rv32m1/Kconfig.defconfig:33

Included via Kconfig:8Kconfig.zephyr:25doc/_build/Kconfig/Kconfig.soc.defconfig:1

Menu path: (Top)

config RISCV_SOC_INTERRUPT_INIT
    bool
    default y
    depends on SOC_OPENISA_RV32M1_RISCV32

At soc/riscv/riscv-privilege/miv/Kconfig.defconfig.series:11

Included via Kconfig:8Kconfig.zephyr:25doc/_build/Kconfig/Kconfig.soc.defconfig:1soc/riscv/riscv-privilege/Kconfig.defconfig:6

Menu path: (Top)

config RISCV_SOC_INTERRUPT_INIT
    bool
    default y
    depends on SOC_SERIES_RISCV32_MIV

At soc/riscv/riscv-privilege/sifive-freedom/Kconfig.defconfig.series:11

Included via Kconfig:8Kconfig.zephyr:25doc/_build/Kconfig/Kconfig.soc.defconfig:1soc/riscv/riscv-privilege/Kconfig.defconfig:6

Menu path: (Top)

config RISCV_SOC_INTERRUPT_INIT
    bool
    default y
    depends on SOC_SERIES_RISCV_SIFIVE_FREEDOM

At arch/riscv/Kconfig:79

Included via Kconfig:8Kconfig.zephyr:29arch/Kconfig:12

Menu path: (Top) → RISCV Options → RISCV Processor Options

config RISCV_SOC_INTERRUPT_INIT
    bool "Enable SOC-based interrupt initialization"
    depends on RISCV
    help
      Enable SOC-based interrupt initialization
      (call soc_interrupt_init, within _IntLibInit when enabled)

(The ‘depends on’ condition includes propagated dependencies from ifs and menus.)