The latest development version of this page may be more current than this released 1.14.0 version.
CONFIG_2ND_LVL_ISR_TBL_OFFSET

Offset in _sw_isr_table for level 2 interrupts

Type: int

Help

This is the offset in _sw_isr_table, the generated ISR handler table, where storage for 2nd level interrupt ISRs begins. This is typically allocated after ISRs for level 1 interrupts.

Direct dependencies

BOARD_INTEL_S1000_CRB || (MULTI_LEVEL_INTERRUPTS && SOC_OPENISA_RV32M1_RISCV32) || 2ND_LEVEL_INTERRUPTS

(Includes any dependencies from if’s and menus.)

Kconfig definitions

At boards/xtensa/intel_s1000_crb/Kconfig.defconfig:39

Included via Kconfig:10Kconfig.zephyr:21

Menu path: (top menu)

config 2ND_LVL_ISR_TBL_OFFSET
    int
    default 21 if BOARD_INTEL_S1000_CRB
    depends on BOARD_INTEL_S1000_CRB

At soc/riscv32/openisa_rv32m1/Kconfig.defconfig:95

Included via Kconfig:10Kconfig.zephyr:23

Menu path: (top menu)

config 2ND_LVL_ISR_TBL_OFFSET
    int
    default 32 if MULTI_LEVEL_INTERRUPTS && SOC_OPENISA_RV32M1_RISCV32
    depends on MULTI_LEVEL_INTERRUPTS && SOC_OPENISA_RV32M1_RISCV32

At drivers/interrupt_controller/Kconfig.multilevel:38

Included via Kconfig:10Kconfig.zephyr:35drivers/Kconfig:24drivers/interrupt_controller/Kconfig:161

Menu path: (top menu) → Device Drivers → Interrupt Controllers

config 2ND_LVL_ISR_TBL_OFFSET
    int
    prompt "Offset in _sw_isr_table for level 2 interrupts" if 2ND_LEVEL_INTERRUPTS
    default 0 if 2ND_LEVEL_INTERRUPTS
    depends on 2ND_LEVEL_INTERRUPTS
    help
      This is the offset in _sw_isr_table, the generated ISR handler table,
      where storage for 2nd level interrupt ISRs begins. This is
      typically allocated after ISRs for level 1 interrupts.

(Definitions include propagated dependencies, including from if’s and menus.)