The latest development version of this page may be more current than this released 1.14.0 version.
CONFIG_CLOCK_STM32_PLL_SRC_PLL2

PLL2

Type: bool

Help

Use PLL2 as source of main PLL. This is equivalent of defining PLL2 as source PREDIV1SCR. If not selected, default source is HSE.

Direct dependencies

SOC_STM32F10X_CONNECTIVITY_LINE_DEVICE && <choice: STM32 PLL Clock Source>

(Includes any dependencies from if’s and menus.)

Kconfig definition

At drivers/clock_control/Kconfig.stm32:109

Included via Kconfig:10Kconfig.zephyr:35drivers/Kconfig:52drivers/clock_control/Kconfig:30

Menu path: (top menu) → Device Drivers → Hardware clock controller support → STM32 Reset & Clock Control → STM32 PLL Clock Source

config CLOCK_STM32_PLL_SRC_PLL2
    bool
    prompt "PLL2" if SOC_STM32F10X_CONNECTIVITY_LINE_DEVICE && <choice: STM32 PLL Clock Source>
    depends on SOC_STM32F10X_CONNECTIVITY_LINE_DEVICE && <choice: STM32 PLL Clock Source>
    help
      Use PLL2 as source of main PLL. This is equivalent of defining
      PLL2 as source PREDIV1SCR. If not selected, default source is HSE.

(Definitions include propagated dependencies, including from if’s and menus.)