The latest development version of this page may be more current than this released 1.14.0 version.
CONFIG_MCG_FRDIV

FLL external reference divider

Type: int

Help

Selects the amount to divide down the external reference clock for the FLL. The resulting frequency must be in the range 31.25 kHz to 39.0625 kHz.

Direct dependencies

BOARD_FRDM_KL25Z || BOARD_FRDM_KW41Z || BOARD_HEXIWEAR_KW40Z || (HAS_MCG && SOC_FAMILY_KINETIS)

(Includes any dependencies from if’s and menus.)

Kconfig definitions

At boards/arm/frdm_kl25z/Kconfig.defconfig:22

Included via Kconfig:10Kconfig.zephyr:21

Menu path: (top menu)

config MCG_FRDIV
    int
    default 5 if BOARD_FRDM_KL25Z
    depends on BOARD_FRDM_KL25Z

At boards/arm/frdm_kw41z/Kconfig.defconfig:16

Included via Kconfig:10Kconfig.zephyr:21

Menu path: (top menu)

config MCG_FRDIV
    int
    default 5 if BOARD_FRDM_KW41Z
    depends on BOARD_FRDM_KW41Z

At boards/arm/hexiwear_kw40z/Kconfig.defconfig:16

Included via Kconfig:10Kconfig.zephyr:21

Menu path: (top menu)

config MCG_FRDIV
    int
    default 5 if BOARD_HEXIWEAR_KW40Z
    depends on BOARD_HEXIWEAR_KW40Z

At soc/arm/nxp_kinetis/Kconfig:98

Included via Kconfig:10Kconfig.zephyr:27soc/Kconfig:12

Menu path: (top menu) → Hardware Configuration

config MCG_FRDIV
    int
    prompt "FLL external reference divider" if HAS_MCG && SOC_FAMILY_KINETIS
    range 0 7 if HAS_MCG && SOC_FAMILY_KINETIS
    default 0 if HAS_MCG && SOC_FAMILY_KINETIS
    depends on HAS_MCG && SOC_FAMILY_KINETIS
    help
      Selects the amount to divide down the external reference clock for the
      FLL. The resulting frequency must be in the range 31.25 kHz to 39.0625
      kHz.

(Definitions include propagated dependencies, including from if’s and menus.)