The latest development version of this page may be more current than this released 3.7.0 version.

nxp,s32-emios

Vendor: NXP Semiconductors

Description

NXP S32 Enhanced Modular IO SubSystem (eMIOS) node for S32 SoCs.
eMIOS provides independent unified channels (UCs), some of channels
have internal counter that either can be used independently or used
as a reference timebase (master bus) for other channels.

Properties

Top level properties

These property descriptions apply to “nxp,s32-emios” nodes themselves. This page also describes child node properties in the following sections.

Properties not inherited from the base binding file.

Name

Type

Details

clock-divider

int

Clock divider value for the global prescaler. Could be in range [1 ... 256]

This property is required.

internal-cnt

int

A mask for channels that have internal counter, lsb is channel 0.

This property is required.

Grandchild node properties

Name

Type

Details

channel

int

Channel identifier for the master bus.

This property is required.

channel-mask

int

A channel mask for channels that by hardware design can use this master bus
as timebase for the operation, lsb is channel 0. The mask bit for this master bus
must always 0 because a master bus should not do other thing than a base timer.

This property is required.

prescaler

int

Clock divider value for internal UC prescaler.
Clock for internal counter = (eMIOS clock / global prescaler) / internal prescaler.

This property is required.

Legal values: 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16

bus-type

string

Master bus type.

This property is required.

Legal values: 'BUS_A', 'BUS_B', 'BUS_C', 'BUS_D', 'BUS_E', 'BUS_F'

mode

string

Master bus mode.

This property is required.

Legal values: 'MCB_UP_COUNTER', 'MCB_UP_DOWN_COUNTER'

period

int

Default period (in ticks) for master bus at boot time. This determines PWM period
for channels use this bus as reference timebase. Could be in range [2 ... 65535]

This property is required.

freeze

boolean

Freeze internal counter when the chip enters Debug mode.