 |
Zephyr API Documentation
3.7.0
A Scalable Open Source RTOS
|
|
Zephyr API Documentation
3.7.0
A Scalable Open Source RTOS
|
Go to the source code of this file.
Macros | |
| #define | WIFI_MAC_INTR_SOURCE 0 /* WiFi MAC, level */ |
| #define | WIFI_MAC_NMI_SOURCE 1 /* WiFi MAC, NMI, use if MAC needs fix in NMI */ |
| #define | WIFI_PWR_INTR_SOURCE 2 |
| #define | WIFI_BB_INTR_SOURCE 3 /* WiFi BB, level, we can do some calibration */ |
| #define | BT_MAC_INTR_SOURCE 4 /* will be cancelled */ |
| #define | BT_BB_INTR_SOURCE 5 /* BB, level */ |
| #define | BT_BB_NMI_SOURCE 6 /* BT BB, NMI, use if BB have bug to fix in NMI */ |
| #define | RWBT_INTR_SOURCE 7 /* RWBT, level */ |
| #define | RWBLE_INTR_SOURCE 8 /* RWBLE, level */ |
| #define | RWBT_NMI_SOURCE 9 /* RWBT, NMI, use if RWBT has bug to fix in NMI */ |
| #define | RWBLE_NMI_SOURCE 10 /* RWBLE, NMI, use if RWBT has bug to fix in NMI */ |
| #define | SLC0_INTR_SOURCE 11 /* SLC0, level */ |
| #define | SLC1_INTR_SOURCE 12 /* SLC1, level */ |
| #define | UHCI0_INTR_SOURCE 13 /* UHCI0, level */ |
| #define | UHCI1_INTR_SOURCE 14 /* UHCI1, level */ |
| #define | TG0_T0_LEVEL_INTR_SOURCE 15 /* TIMER_GROUP0, TIMER0, level */ |
| #define | TG0_T1_LEVEL_INTR_SOURCE 16 /* TIMER_GROUP0, TIMER1, level */ |
| #define | TG0_WDT_LEVEL_INTR_SOURCE 17 /* TIMER_GROUP0, WATCHDOG, level */ |
| #define | TG0_LACT_LEVEL_INTR_SOURCE 18 /* TIMER_GROUP0, LACT, level */ |
| #define | TG1_T0_LEVEL_INTR_SOURCE 19 /* TIMER_GROUP1, TIMER0, level */ |
| #define | TG1_T1_LEVEL_INTR_SOURCE 20 /* TIMER_GROUP1, TIMER1, level */ |
| #define | TG1_WDT_LEVEL_INTR_SOURCE 21 /* TIMER_GROUP1, WATCHDOG, level */ |
| #define | TG1_LACT_LEVEL_INTR_SOURCE 22 /* TIMER_GROUP1, LACT, level */ |
| #define | GPIO_INTR_SOURCE 23 /* interrupt of GPIO, level */ |
| #define | GPIO_NMI_SOURCE 24 /* interrupt of GPIO, NMI */ |
| #define | GPIO_INTR_SOURCE2 25 /* interrupt of GPIO, level */ |
| #define | GPIO_NMI_SOURCE2 26 /* interrupt of GPIO, NMI */ |
| #define | DEDICATED_GPIO_INTR_SOURCE 27 /* interrupt of dedicated GPIO, level */ |
| #define | FROM_CPU_INTR0_SOURCE 28 /* int0 from a CPU, level */ |
| #define | FROM_CPU_INTR1_SOURCE 29 /* int1 from a CPU, level */ |
| #define | FROM_CPU_INTR2_SOURCE 30 /* int2 from a CPU, level, for DPORT Access */ |
| #define | FROM_CPU_INTR3_SOURCE 31 /* int3 from a CPU, level, for DPORT Access */ |
| #define | SPI1_INTR_SOURCE 32 /* SPI1, level, flash r/w, do not use this */ |
| #define | SPI2_INTR_SOURCE 33 /* SPI2, level */ |
| #define | SPI3_INTR_SOURCE 34 /* SPI3, level */ |
| #define | I2S0_INTR_SOURCE 35 /* I2S0, level */ |
| #define | I2S1_INTR_SOURCE 36 /* I2S1, level */ |
| #define | UART0_INTR_SOURCE 37 /* UART0, level */ |
| #define | UART1_INTR_SOURCE 38 /* UART1, level */ |
| #define | UART2_INTR_SOURCE 39 /* UART2, level */ |
| #define | SDIO_HOST_INTR_SOURCE 40 /* SD/SDIO/MMC HOST, level */ |
| #define | PWM0_INTR_SOURCE 41 /* PWM0, level, Reserved */ |
| #define | PWM1_INTR_SOURCE 42 /* PWM1, level, Reserved */ |
| #define | PWM2_INTR_SOURCE 43 /* PWM2, level */ |
| #define | PWM3_INTR_SOURCE 44 /* PWM3, level */ |
| #define | LEDC_INTR_SOURCE 45 /* LED PWM, level */ |
| #define | EFUSE_INTR_SOURCE 46 /* efuse, level, not likely to use */ |
| #define | TWAI_INTR_SOURCE 47 /* twai, level */ |
| #define | USB_INTR_SOURCE 48 /* interrupt of USB, level */ |
| #define | RTC_CORE_INTR_SOURCE 49 /* rtc core, level, include rtc watchdog */ |
| #define | RMT_INTR_SOURCE 50 /* remote controller, level */ |
| #define | PCNT_INTR_SOURCE 51 /* pulse count, level */ |
| #define | I2C_EXT0_INTR_SOURCE 52 /* I2C controller1, level */ |
| #define | I2C_EXT1_INTR_SOURCE 53 /* I2C controller0, level */ |
| #define | RSA_INTR_SOURCE 54 /* RSA accelerator, level */ |
| #define | SHA_INTR_SOURCE 55 /* interrupt of RSA accelerator, level */ |
| #define | AES_INTR_SOURCE 56 /* interrupt of SHA accelerator, level */ |
| #define | SPI2_DMA_INTR_SOURCE 57 /* SPI2 DMA, level */ |
| #define | SPI3_DMA_INTR_SOURCE 58 /* interrupt of SPI3 DMA, level */ |
| #define | WDT_INTR_SOURCE 59 /* will be cancelled */ |
| #define | TIMER1_INTR_SOURCE 60 /* will be cancelled */ |
| #define | TIMER2_INTR_SOURCE 61 /* will be cancelled */ |
| #define | TG0_T0_EDGE_INTR_SOURCE 62 /* TIMER_GROUP0, TIMER0, EDGE */ |
| #define | TG0_T1_EDGE_INTR_SOURCE 63 /* TIMER_GROUP0, TIMER1, EDGE */ |
| #define | TG0_WDT_EDGE_INTR_SOURCE 64 /* TIMER_GROUP0, WATCH DOG, EDGE */ |
| #define | TG0_LACT_EDGE_INTR_SOURCE 65 /* TIMER_GROUP0, LACT, EDGE */ |
| #define | TG1_T0_EDGE_INTR_SOURCE 66 /* TIMER_GROUP1, TIMER0, EDGE */ |
| #define | TG1_T1_EDGE_INTR_SOURCE 67 /* TIMER_GROUP1, TIMER1, EDGE */ |
| #define | TG1_WDT_EDGE_INTR_SOURCE 68 /* TIMER_GROUP1, WATCHDOG, EDGE */ |
| #define | TG1_LACT_EDGE_INTR_SOURCE 69 /* TIMER_GROUP0, LACT, EDGE */ |
| #define | CACHE_IA_INTR_SOURCE 70 /* Cache Invalid Access, level */ |
| #define | SYSTIMER_TARGET0_EDGE_INTR_SOURCE 71 /* system timer 0, edge */ |
| #define | SYSTIMER_TARGET1_EDGE_INTR_SOURCE 72 /* system timer 1, edge */ |
| #define | SYSTIMER_TARGET2_EDGE_INTR_SOURCE 73 /* system timer 2, edge */ |
| #define | ASSIST_DEBUG_INTR_SOURCE 74 /* Assist debug module, level */ |
| #define | PMS_PRO_IRAM0_ILG_INTR_SOURCE 75 /* illegal IRAM1 access, level */ |
| #define | PMS_PRO_DRAM0_ILG_INTR_SOURCE 76 /* illegal DRAM0 access, level */ |
| #define | PMS_PRO_DPORT_ILG_INTR_SOURCE 77 /* illegal DPORT access, level */ |
| #define | PMS_PRO_AHB_ILG_INTR_SOURCE 78 /* illegal AHB access, level */ |
| #define | PMS_PRO_CACHE_ILG_INTR_SOURCE 79 /* illegal CACHE access, level */ |
| #define | PMS_DMA_APB_I_ILG_INTR_SOURCE 80 /* illegal APB access, level */ |
| #define | PMS_DMA_RX_I_ILG_INTR_SOURCE 81 /* illegal DMA RX access, level */ |
| #define | PMS_DMA_TX_I_ILG_INTR_SOURCE 82 /* illegal DMA TX access, level */ |
| #define | SPI_MEM_REJECT_CACHE_INTR_SOURCE |
| #define | DMA_COPY_INTR_SOURCE 84 /* DMA copy, level */ |
| #define | SPI4_DMA_INTR_SOURCE 85 /* SPI4 DMA, level */ |
| #define | SPI4_INTR_SOURCE 86 /* SPI4, level */ |
| #define | ICACHE_PRELOAD_INTR_SOURCE 87 /* ICache preload operation, level */ |
| #define | DCACHE_PRELOAD_INTR_SOURCE 88 /* DCache preload operation, level */ |
| #define | APB_ADC_INTR_SOURCE 89 /* APB ADC, level */ |
| #define | CRYPTO_DMA_INTR_SOURCE 90 /* encrypted DMA, level */ |
| #define | CPU_PERI_ERROR_INTR_SOURCE 91 /* CPU peripherals error, level */ |
| #define | APB_PERI_ERROR_INTR_SOURCE 92 /* APB peripherals error, level */ |
| #define | DCACHE_SYNC_INTR_SOURCE 93 /* data cache sync done, level */ |
| #define | ICACHE_SYNC_INTR_SOURCE 94 /* instruction cache sync done, level */ |
| #define | MAX_INTR_SOURCE 95 /* total number of interrupt sources */ |
| #define AES_INTR_SOURCE 56 /* interrupt of SHA accelerator, level */ |
| #define APB_ADC_INTR_SOURCE 89 /* APB ADC, level */ |
| #define APB_PERI_ERROR_INTR_SOURCE 92 /* APB peripherals error, level */ |
| #define ASSIST_DEBUG_INTR_SOURCE 74 /* Assist debug module, level */ |
| #define BT_BB_INTR_SOURCE 5 /* BB, level */ |
| #define BT_BB_NMI_SOURCE 6 /* BT BB, NMI, use if BB have bug to fix in NMI */ |
| #define BT_MAC_INTR_SOURCE 4 /* will be cancelled */ |
| #define CACHE_IA_INTR_SOURCE 70 /* Cache Invalid Access, level */ |
| #define CPU_PERI_ERROR_INTR_SOURCE 91 /* CPU peripherals error, level */ |
| #define CRYPTO_DMA_INTR_SOURCE 90 /* encrypted DMA, level */ |
| #define DCACHE_PRELOAD_INTR_SOURCE 88 /* DCache preload operation, level */ |
| #define DCACHE_SYNC_INTR_SOURCE 93 /* data cache sync done, level */ |
| #define DEDICATED_GPIO_INTR_SOURCE 27 /* interrupt of dedicated GPIO, level */ |
| #define DMA_COPY_INTR_SOURCE 84 /* DMA copy, level */ |
| #define EFUSE_INTR_SOURCE 46 /* efuse, level, not likely to use */ |
| #define FROM_CPU_INTR0_SOURCE 28 /* int0 from a CPU, level */ |
| #define FROM_CPU_INTR1_SOURCE 29 /* int1 from a CPU, level */ |
| #define FROM_CPU_INTR2_SOURCE 30 /* int2 from a CPU, level, for DPORT Access */ |
| #define FROM_CPU_INTR3_SOURCE 31 /* int3 from a CPU, level, for DPORT Access */ |
| #define GPIO_INTR_SOURCE 23 /* interrupt of GPIO, level */ |
| #define GPIO_INTR_SOURCE2 25 /* interrupt of GPIO, level */ |
| #define GPIO_NMI_SOURCE 24 /* interrupt of GPIO, NMI */ |
| #define GPIO_NMI_SOURCE2 26 /* interrupt of GPIO, NMI */ |
| #define I2C_EXT0_INTR_SOURCE 52 /* I2C controller1, level */ |
| #define I2C_EXT1_INTR_SOURCE 53 /* I2C controller0, level */ |
| #define I2S0_INTR_SOURCE 35 /* I2S0, level */ |
| #define I2S1_INTR_SOURCE 36 /* I2S1, level */ |
| #define ICACHE_PRELOAD_INTR_SOURCE 87 /* ICache preload operation, level */ |
| #define ICACHE_SYNC_INTR_SOURCE 94 /* instruction cache sync done, level */ |
| #define LEDC_INTR_SOURCE 45 /* LED PWM, level */ |
| #define MAX_INTR_SOURCE 95 /* total number of interrupt sources */ |
| #define PCNT_INTR_SOURCE 51 /* pulse count, level */ |
| #define PMS_DMA_APB_I_ILG_INTR_SOURCE 80 /* illegal APB access, level */ |
| #define PMS_DMA_RX_I_ILG_INTR_SOURCE 81 /* illegal DMA RX access, level */ |
| #define PMS_DMA_TX_I_ILG_INTR_SOURCE 82 /* illegal DMA TX access, level */ |
| #define PMS_PRO_AHB_ILG_INTR_SOURCE 78 /* illegal AHB access, level */ |
| #define PMS_PRO_CACHE_ILG_INTR_SOURCE 79 /* illegal CACHE access, level */ |
| #define PMS_PRO_DPORT_ILG_INTR_SOURCE 77 /* illegal DPORT access, level */ |
| #define PMS_PRO_DRAM0_ILG_INTR_SOURCE 76 /* illegal DRAM0 access, level */ |
| #define PMS_PRO_IRAM0_ILG_INTR_SOURCE 75 /* illegal IRAM1 access, level */ |
| #define PWM0_INTR_SOURCE 41 /* PWM0, level, Reserved */ |
| #define PWM1_INTR_SOURCE 42 /* PWM1, level, Reserved */ |
| #define PWM2_INTR_SOURCE 43 /* PWM2, level */ |
| #define PWM3_INTR_SOURCE 44 /* PWM3, level */ |
| #define RMT_INTR_SOURCE 50 /* remote controller, level */ |
| #define RSA_INTR_SOURCE 54 /* RSA accelerator, level */ |
| #define RTC_CORE_INTR_SOURCE 49 /* rtc core, level, include rtc watchdog */ |
| #define RWBLE_INTR_SOURCE 8 /* RWBLE, level */ |
| #define RWBLE_NMI_SOURCE 10 /* RWBLE, NMI, use if RWBT has bug to fix in NMI */ |
| #define RWBT_INTR_SOURCE 7 /* RWBT, level */ |
| #define RWBT_NMI_SOURCE 9 /* RWBT, NMI, use if RWBT has bug to fix in NMI */ |
| #define SDIO_HOST_INTR_SOURCE 40 /* SD/SDIO/MMC HOST, level */ |
| #define SHA_INTR_SOURCE 55 /* interrupt of RSA accelerator, level */ |
| #define SLC0_INTR_SOURCE 11 /* SLC0, level */ |
| #define SLC1_INTR_SOURCE 12 /* SLC1, level */ |
| #define SPI1_INTR_SOURCE 32 /* SPI1, level, flash r/w, do not use this */ |
| #define SPI2_DMA_INTR_SOURCE 57 /* SPI2 DMA, level */ |
| #define SPI2_INTR_SOURCE 33 /* SPI2, level */ |
| #define SPI3_DMA_INTR_SOURCE 58 /* interrupt of SPI3 DMA, level */ |
| #define SPI3_INTR_SOURCE 34 /* SPI3, level */ |
| #define SPI4_DMA_INTR_SOURCE 85 /* SPI4 DMA, level */ |
| #define SPI4_INTR_SOURCE 86 /* SPI4, level */ |
| #define SPI_MEM_REJECT_CACHE_INTR_SOURCE |
| #define SYSTIMER_TARGET0_EDGE_INTR_SOURCE 71 /* system timer 0, edge */ |
| #define SYSTIMER_TARGET1_EDGE_INTR_SOURCE 72 /* system timer 1, edge */ |
| #define SYSTIMER_TARGET2_EDGE_INTR_SOURCE 73 /* system timer 2, edge */ |
| #define TG0_LACT_EDGE_INTR_SOURCE 65 /* TIMER_GROUP0, LACT, EDGE */ |
| #define TG0_LACT_LEVEL_INTR_SOURCE 18 /* TIMER_GROUP0, LACT, level */ |
| #define TG0_T0_EDGE_INTR_SOURCE 62 /* TIMER_GROUP0, TIMER0, EDGE */ |
| #define TG0_T0_LEVEL_INTR_SOURCE 15 /* TIMER_GROUP0, TIMER0, level */ |
| #define TG0_T1_EDGE_INTR_SOURCE 63 /* TIMER_GROUP0, TIMER1, EDGE */ |
| #define TG0_T1_LEVEL_INTR_SOURCE 16 /* TIMER_GROUP0, TIMER1, level */ |
| #define TG0_WDT_EDGE_INTR_SOURCE 64 /* TIMER_GROUP0, WATCH DOG, EDGE */ |
| #define TG0_WDT_LEVEL_INTR_SOURCE 17 /* TIMER_GROUP0, WATCHDOG, level */ |
| #define TG1_LACT_EDGE_INTR_SOURCE 69 /* TIMER_GROUP0, LACT, EDGE */ |
| #define TG1_LACT_LEVEL_INTR_SOURCE 22 /* TIMER_GROUP1, LACT, level */ |
| #define TG1_T0_EDGE_INTR_SOURCE 66 /* TIMER_GROUP1, TIMER0, EDGE */ |
| #define TG1_T0_LEVEL_INTR_SOURCE 19 /* TIMER_GROUP1, TIMER0, level */ |
| #define TG1_T1_EDGE_INTR_SOURCE 67 /* TIMER_GROUP1, TIMER1, EDGE */ |
| #define TG1_T1_LEVEL_INTR_SOURCE 20 /* TIMER_GROUP1, TIMER1, level */ |
| #define TG1_WDT_EDGE_INTR_SOURCE 68 /* TIMER_GROUP1, WATCHDOG, EDGE */ |
| #define TG1_WDT_LEVEL_INTR_SOURCE 21 /* TIMER_GROUP1, WATCHDOG, level */ |
| #define TIMER1_INTR_SOURCE 60 /* will be cancelled */ |
| #define TIMER2_INTR_SOURCE 61 /* will be cancelled */ |
| #define TWAI_INTR_SOURCE 47 /* twai, level */ |
| #define UART0_INTR_SOURCE 37 /* UART0, level */ |
| #define UART1_INTR_SOURCE 38 /* UART1, level */ |
| #define UART2_INTR_SOURCE 39 /* UART2, level */ |
| #define UHCI0_INTR_SOURCE 13 /* UHCI0, level */ |
| #define UHCI1_INTR_SOURCE 14 /* UHCI1, level */ |
| #define USB_INTR_SOURCE 48 /* interrupt of USB, level */ |
| #define WDT_INTR_SOURCE 59 /* will be cancelled */ |
| #define WIFI_BB_INTR_SOURCE 3 /* WiFi BB, level, we can do some calibration */ |
| #define WIFI_MAC_INTR_SOURCE 0 /* WiFi MAC, level */ |
| #define WIFI_MAC_NMI_SOURCE 1 /* WiFi MAC, NMI, use if MAC needs fix in NMI */ |
| #define WIFI_PWR_INTR_SOURCE 2 |
1.9.6