stm32f1_clock.h File Reference

#include "stm32_common_clocks.h"

Go to the source code of this file.

Macros
#define	STM32_CLOCK_BUS_AHB1   0x014
	Domain clocks.
#define	STM32_CLOCK_BUS_APB2   0x018
#define	STM32_CLOCK_BUS_APB1   0x01c
#define	STM32_PERIPH_BUS_MIN   STM32_CLOCK_BUS_AHB1
#define	STM32_PERIPH_BUS_MAX   STM32_CLOCK_BUS_APB1
#define	STM32_SRC_HSI   (STM32_SRC_LSI + 1)
	System clock.
#define	STM32_SRC_HSE   (STM32_SRC_HSI + 1)
#define	STM32_SRC_PLLCLK   (STM32_SRC_HSE + 1)
#define	STM32_CLOCK_REG_MASK   0xFFU
#define	STM32_CLOCK_REG_SHIFT   0U
#define	STM32_CLOCK_SHIFT_MASK   0x1FU
#define	STM32_CLOCK_SHIFT_SHIFT   8U
#define	STM32_CLOCK_MASK_MASK   0x7U
#define	STM32_CLOCK_MASK_SHIFT   13U
#define	STM32_CLOCK_VAL_MASK   0x7U
#define	STM32_CLOCK_VAL_SHIFT   16U
#define	STM32_DOMAIN_CLOCK(val, mask, shift, reg)
	STM32 clock configuration bit field.
#define	CFGR1_REG   0x04
	RCC_CFGRx register offset.
#define	CFGR2_REG   0x2C
#define	BDCR_REG   0x20
	RCC_BDCR register offset.
#define	I2S2_SEL(val)
	Device domain clocks selection helpers.
#define	I2S3_SEL(val)
#define	RTC_SEL(val)
	BDCR devices.
#define	MCO1_SEL(val)
	CFGR1 devices.

Macro Definition Documentation

BDCR_REG

#define BDCR_REG   0x20

RCC_BDCR register offset.

CFGR1_REG

#define CFGR1_REG   0x04

RCC_CFGRx register offset.

CFGR2_REG

#define CFGR2_REG   0x2C

I2S2_SEL

#define I2S2_SEL

(

val

)

Value:

STM32_DOMAIN_CLOCK(val, 1, 17, CFGR2_REG)

Device domain clocks selection helpers.

CFGR2 devices

I2S3_SEL

#define I2S3_SEL

(

val

)

Value:

STM32_DOMAIN_CLOCK(val, 1, 18, CFGR2_REG)

MCO1_SEL

#define MCO1_SEL

(

val

)

Value:

STM32_MCO_CFGR(val, 0x7, 24, CFGR1_REG)

CFGR1 devices.

RTC_SEL

#define RTC_SEL

(

val

)

Value:

STM32_DOMAIN_CLOCK(val, 3, 8, BDCR_REG)

BDCR devices.

STM32_CLOCK_BUS_AHB1

#define STM32_CLOCK_BUS_AHB1   0x014

Domain clocks.

Bus clocks

STM32_CLOCK_BUS_APB1

#define STM32_CLOCK_BUS_APB1   0x01c

STM32_CLOCK_BUS_APB2

#define STM32_CLOCK_BUS_APB2   0x018

STM32_CLOCK_MASK_MASK

#define STM32_CLOCK_MASK_MASK   0x7U

STM32_CLOCK_MASK_SHIFT

#define STM32_CLOCK_MASK_SHIFT   13U

STM32_CLOCK_REG_MASK

#define STM32_CLOCK_REG_MASK   0xFFU

STM32_CLOCK_REG_SHIFT

#define STM32_CLOCK_REG_SHIFT   0U

STM32_CLOCK_SHIFT_MASK

#define STM32_CLOCK_SHIFT_MASK   0x1FU

STM32_CLOCK_SHIFT_SHIFT

#define STM32_CLOCK_SHIFT_SHIFT   8U

STM32_CLOCK_VAL_MASK

#define STM32_CLOCK_VAL_MASK   0x7U

STM32_CLOCK_VAL_SHIFT

#define STM32_CLOCK_VAL_SHIFT   16U

STM32_DOMAIN_CLOCK

#define STM32_DOMAIN_CLOCK	(		val,
			mask,
			shift,
			reg )

Value:

        ((((reg) & STM32_CLOCK_REG_MASK) << STM32_CLOCK_REG_SHIFT) |            \
         (((shift) & STM32_CLOCK_SHIFT_MASK) << STM32_CLOCK_SHIFT_SHIFT) |      \
         (((mask) & STM32_CLOCK_MASK_MASK) << STM32_CLOCK_MASK_SHIFT) |         \
         (((val) & STM32_CLOCK_VAL_MASK) << STM32_CLOCK_VAL_SHIFT))

STM32 clock configuration bit field.

• reg (1/2/3) [ 0 : 7 ]
• shift (0..31) [ 8 : 12 ]
• mask (0x1, 0x3, 0x7) [ 13 : 15 ]
• val (0..7) [ 16 : 18 ]

Parameters

reg	RCC_CFGRx register offset
shift	Position within RCC_CFGRx.
mask	Mask for the RCC_CFGRx field.
val	Clock value (0, 1, ... 7).

STM32_PERIPH_BUS_MAX

#define STM32_PERIPH_BUS_MAX   STM32_CLOCK_BUS_APB1

STM32_PERIPH_BUS_MIN

#define STM32_PERIPH_BUS_MIN   STM32_CLOCK_BUS_AHB1

STM32_SRC_HSE

#define STM32_SRC_HSE   (STM32_SRC_HSI + 1)

STM32_SRC_HSI

#define STM32_SRC_HSI   (STM32_SRC_LSI + 1)

System clock.

Fixed clocks

STM32_SRC_PLLCLK

#define STM32_SRC_PLLCLK   (STM32_SRC_HSE + 1)