Go to the source code of this file.
◆ CKDFSDM1A_SEL
#define CKDFSDM1A_SEL |
( |
| val | ) |
|
Value:
#define STM32_DT_CLOCK_SELECT(val, mask, shift, reg)
Pack STM32 source clock selection RCC register bit fields for the DT.
Definition stm32_common_clocks.h:46
#define DCKCFGR_REG
RCC_DCKCFGR register offset.
Definition stm32f427_clock.h:12
◆ CKDFSDM2A_SEL
#define CKDFSDM2A_SEL |
( |
| val | ) |
|
Value:
Device domain clocks selection helpers.
DCKCFGR devices
◆ CLK48M_SEL
#define CLK48M_SEL |
( |
| val | ) |
|
◆ DCKCFGR_REG
RCC_DCKCFGR register offset.
◆ DSI_SEL
◆ SAI1A_SEL
◆ SAI1B_SEL
◆ SDMMC_SEL