|
| #define | SILABS_DBUS_CMU_CLKOUT0(port, pin) |
| |
| #define | SILABS_DBUS_CMU_CLKOUT1(port, pin) |
| |
| #define | SILABS_DBUS_CMU_CLKOUT2(port, pin) |
| |
| #define | SILABS_DBUS_CMU_CLKIN0(port, pin) |
| |
| #define | SILABS_DBUS_PTI_DCLK(port, pin) |
| |
| #define | SILABS_DBUS_PTI_DFRAME(port, pin) |
| |
| #define | SILABS_DBUS_PTI_DOUT(port, pin) |
| |
| #define | SILABS_DBUS_I2C0_SCL(port, pin) |
| |
| #define | SILABS_DBUS_I2C0_SDA(port, pin) |
| |
| #define | SILABS_DBUS_I2C1_SCL(port, pin) |
| |
| #define | SILABS_DBUS_I2C1_SDA(port, pin) |
| |
| #define | SILABS_DBUS_LETIMER0_OUT0(port, pin) |
| |
| #define | SILABS_DBUS_LETIMER0_OUT1(port, pin) |
| |
| #define | SILABS_DBUS_EUART0_RTS(port, pin) |
| |
| #define | SILABS_DBUS_EUART0_TX(port, pin) |
| |
| #define | SILABS_DBUS_EUART0_CTS(port, pin) |
| |
| #define | SILABS_DBUS_EUART0_RX(port, pin) |
| |
| #define | SILABS_DBUS_MODEM_ANT0(port, pin) |
| |
| #define | SILABS_DBUS_MODEM_ANT1(port, pin) |
| |
| #define | SILABS_DBUS_MODEM_ANTROLLOVER(port, pin) |
| |
| #define | SILABS_DBUS_MODEM_ANTRR0(port, pin) |
| |
| #define | SILABS_DBUS_MODEM_ANTRR1(port, pin) |
| |
| #define | SILABS_DBUS_MODEM_ANTRR2(port, pin) |
| |
| #define | SILABS_DBUS_MODEM_ANTRR3(port, pin) |
| |
| #define | SILABS_DBUS_MODEM_ANTRR4(port, pin) |
| |
| #define | SILABS_DBUS_MODEM_ANTRR5(port, pin) |
| |
| #define | SILABS_DBUS_MODEM_ANTSWEN(port, pin) |
| |
| #define | SILABS_DBUS_MODEM_ANTSWUS(port, pin) |
| |
| #define | SILABS_DBUS_MODEM_ANTTRIG(port, pin) |
| |
| #define | SILABS_DBUS_MODEM_ANTTRIGSTOP(port, pin) |
| |
| #define | SILABS_DBUS_MODEM_DCLK(port, pin) |
| |
| #define | SILABS_DBUS_MODEM_DOUT(port, pin) |
| |
| #define | SILABS_DBUS_MODEM_DIN(port, pin) |
| |
| #define | SILABS_DBUS_PDM_CLK(port, pin) |
| |
| #define | SILABS_DBUS_PDM_DAT0(port, pin) |
| |
| #define | SILABS_DBUS_PDM_DAT1(port, pin) |
| |
| #define | SILABS_DBUS_PRS0_ASYNCH0(port, pin) |
| |
| #define | SILABS_DBUS_PRS0_ASYNCH1(port, pin) |
| |
| #define | SILABS_DBUS_PRS0_ASYNCH2(port, pin) |
| |
| #define | SILABS_DBUS_PRS0_ASYNCH3(port, pin) |
| |
| #define | SILABS_DBUS_PRS0_ASYNCH4(port, pin) |
| |
| #define | SILABS_DBUS_PRS0_ASYNCH5(port, pin) |
| |
| #define | SILABS_DBUS_PRS0_ASYNCH6(port, pin) |
| |
| #define | SILABS_DBUS_PRS0_ASYNCH7(port, pin) |
| |
| #define | SILABS_DBUS_PRS0_ASYNCH8(port, pin) |
| |
| #define | SILABS_DBUS_PRS0_ASYNCH9(port, pin) |
| |
| #define | SILABS_DBUS_PRS0_ASYNCH10(port, pin) |
| |
| #define | SILABS_DBUS_PRS0_ASYNCH11(port, pin) |
| |
| #define | SILABS_DBUS_PRS0_SYNCH0(port, pin) |
| |
| #define | SILABS_DBUS_PRS0_SYNCH1(port, pin) |
| |
| #define | SILABS_DBUS_PRS0_SYNCH2(port, pin) |
| |
| #define | SILABS_DBUS_PRS0_SYNCH3(port, pin) |
| |
| #define | SILABS_DBUS_TIMER0_CC0(port, pin) |
| |
| #define | SILABS_DBUS_TIMER0_CC1(port, pin) |
| |
| #define | SILABS_DBUS_TIMER0_CC2(port, pin) |
| |
| #define | SILABS_DBUS_TIMER0_CDTI0(port, pin) |
| |
| #define | SILABS_DBUS_TIMER0_CDTI1(port, pin) |
| |
| #define | SILABS_DBUS_TIMER0_CDTI2(port, pin) |
| |
| #define | SILABS_DBUS_TIMER1_CC0(port, pin) |
| |
| #define | SILABS_DBUS_TIMER1_CC1(port, pin) |
| |
| #define | SILABS_DBUS_TIMER1_CC2(port, pin) |
| |
| #define | SILABS_DBUS_TIMER1_CDTI0(port, pin) |
| |
| #define | SILABS_DBUS_TIMER1_CDTI1(port, pin) |
| |
| #define | SILABS_DBUS_TIMER1_CDTI2(port, pin) |
| |
| #define | SILABS_DBUS_TIMER2_CC0(port, pin) |
| |
| #define | SILABS_DBUS_TIMER2_CC1(port, pin) |
| |
| #define | SILABS_DBUS_TIMER2_CC2(port, pin) |
| |
| #define | SILABS_DBUS_TIMER2_CDTI0(port, pin) |
| |
| #define | SILABS_DBUS_TIMER2_CDTI1(port, pin) |
| |
| #define | SILABS_DBUS_TIMER2_CDTI2(port, pin) |
| |
| #define | SILABS_DBUS_TIMER3_CC0(port, pin) |
| |
| #define | SILABS_DBUS_TIMER3_CC1(port, pin) |
| |
| #define | SILABS_DBUS_TIMER3_CC2(port, pin) |
| |
| #define | SILABS_DBUS_TIMER3_CDTI0(port, pin) |
| |
| #define | SILABS_DBUS_TIMER3_CDTI1(port, pin) |
| |
| #define | SILABS_DBUS_TIMER3_CDTI2(port, pin) |
| |
| #define | SILABS_DBUS_TIMER4_CC0(port, pin) |
| |
| #define | SILABS_DBUS_TIMER4_CC1(port, pin) |
| |
| #define | SILABS_DBUS_TIMER4_CC2(port, pin) |
| |
| #define | SILABS_DBUS_TIMER4_CDTI0(port, pin) |
| |
| #define | SILABS_DBUS_TIMER4_CDTI1(port, pin) |
| |
| #define | SILABS_DBUS_TIMER4_CDTI2(port, pin) |
| |
| #define | SILABS_DBUS_USART0_CS(port, pin) |
| |
| #define | SILABS_DBUS_USART0_RTS(port, pin) |
| |
| #define | SILABS_DBUS_USART0_RX(port, pin) |
| |
| #define | SILABS_DBUS_USART0_CLK(port, pin) |
| |
| #define | SILABS_DBUS_USART0_TX(port, pin) |
| |
| #define | SILABS_DBUS_USART0_CTS(port, pin) |
| |
| #define | SILABS_DBUS_USART1_CS(port, pin) |
| |
| #define | SILABS_DBUS_USART1_RTS(port, pin) |
| |
| #define | SILABS_DBUS_USART1_RX(port, pin) |
| |
| #define | SILABS_DBUS_USART1_CLK(port, pin) |
| |
| #define | SILABS_DBUS_USART1_TX(port, pin) |
| |
| #define | SILABS_DBUS_USART1_CTS(port, pin) |
| |
| #define | CMU_CLKOUT0_PC0 SILABS_DBUS_CMU_CLKOUT0(0x2, 0x0) |
| |
| #define | CMU_CLKOUT0_PC1 SILABS_DBUS_CMU_CLKOUT0(0x2, 0x1) |
| |
| #define | CMU_CLKOUT0_PC2 SILABS_DBUS_CMU_CLKOUT0(0x2, 0x2) |
| |
| #define | CMU_CLKOUT0_PC3 SILABS_DBUS_CMU_CLKOUT0(0x2, 0x3) |
| |
| #define | CMU_CLKOUT0_PC4 SILABS_DBUS_CMU_CLKOUT0(0x2, 0x4) |
| |
| #define | CMU_CLKOUT0_PC5 SILABS_DBUS_CMU_CLKOUT0(0x2, 0x5) |
| |
| #define | CMU_CLKOUT0_PC6 SILABS_DBUS_CMU_CLKOUT0(0x2, 0x6) |
| |
| #define | CMU_CLKOUT0_PC7 SILABS_DBUS_CMU_CLKOUT0(0x2, 0x7) |
| |
| #define | CMU_CLKOUT0_PD0 SILABS_DBUS_CMU_CLKOUT0(0x3, 0x0) |
| |
| #define | CMU_CLKOUT0_PD1 SILABS_DBUS_CMU_CLKOUT0(0x3, 0x1) |
| |
| #define | CMU_CLKOUT0_PD2 SILABS_DBUS_CMU_CLKOUT0(0x3, 0x2) |
| |
| #define | CMU_CLKOUT0_PD3 SILABS_DBUS_CMU_CLKOUT0(0x3, 0x3) |
| |
| #define | CMU_CLKOUT1_PC0 SILABS_DBUS_CMU_CLKOUT1(0x2, 0x0) |
| |
| #define | CMU_CLKOUT1_PC1 SILABS_DBUS_CMU_CLKOUT1(0x2, 0x1) |
| |
| #define | CMU_CLKOUT1_PC2 SILABS_DBUS_CMU_CLKOUT1(0x2, 0x2) |
| |
| #define | CMU_CLKOUT1_PC3 SILABS_DBUS_CMU_CLKOUT1(0x2, 0x3) |
| |
| #define | CMU_CLKOUT1_PC4 SILABS_DBUS_CMU_CLKOUT1(0x2, 0x4) |
| |
| #define | CMU_CLKOUT1_PC5 SILABS_DBUS_CMU_CLKOUT1(0x2, 0x5) |
| |
| #define | CMU_CLKOUT1_PC6 SILABS_DBUS_CMU_CLKOUT1(0x2, 0x6) |
| |
| #define | CMU_CLKOUT1_PC7 SILABS_DBUS_CMU_CLKOUT1(0x2, 0x7) |
| |
| #define | CMU_CLKOUT1_PD0 SILABS_DBUS_CMU_CLKOUT1(0x3, 0x0) |
| |
| #define | CMU_CLKOUT1_PD1 SILABS_DBUS_CMU_CLKOUT1(0x3, 0x1) |
| |
| #define | CMU_CLKOUT1_PD2 SILABS_DBUS_CMU_CLKOUT1(0x3, 0x2) |
| |
| #define | CMU_CLKOUT1_PD3 SILABS_DBUS_CMU_CLKOUT1(0x3, 0x3) |
| |
| #define | CMU_CLKOUT2_PA0 SILABS_DBUS_CMU_CLKOUT2(0x0, 0x0) |
| |
| #define | CMU_CLKOUT2_PA1 SILABS_DBUS_CMU_CLKOUT2(0x0, 0x1) |
| |
| #define | CMU_CLKOUT2_PA2 SILABS_DBUS_CMU_CLKOUT2(0x0, 0x2) |
| |
| #define | CMU_CLKOUT2_PA3 SILABS_DBUS_CMU_CLKOUT2(0x0, 0x3) |
| |
| #define | CMU_CLKOUT2_PA4 SILABS_DBUS_CMU_CLKOUT2(0x0, 0x4) |
| |
| #define | CMU_CLKOUT2_PA5 SILABS_DBUS_CMU_CLKOUT2(0x0, 0x5) |
| |
| #define | CMU_CLKOUT2_PA6 SILABS_DBUS_CMU_CLKOUT2(0x0, 0x6) |
| |
| #define | CMU_CLKOUT2_PA7 SILABS_DBUS_CMU_CLKOUT2(0x0, 0x7) |
| |
| #define | CMU_CLKOUT2_PA8 SILABS_DBUS_CMU_CLKOUT2(0x0, 0x8) |
| |
| #define | CMU_CLKOUT2_PB0 SILABS_DBUS_CMU_CLKOUT2(0x1, 0x0) |
| |
| #define | CMU_CLKOUT2_PB1 SILABS_DBUS_CMU_CLKOUT2(0x1, 0x1) |
| |
| #define | CMU_CLKOUT2_PB2 SILABS_DBUS_CMU_CLKOUT2(0x1, 0x2) |
| |
| #define | CMU_CLKOUT2_PB3 SILABS_DBUS_CMU_CLKOUT2(0x1, 0x3) |
| |
| #define | CMU_CLKOUT2_PB4 SILABS_DBUS_CMU_CLKOUT2(0x1, 0x4) |
| |
| #define | CMU_CLKIN0_PC0 SILABS_DBUS_CMU_CLKIN0(0x2, 0x0) |
| |
| #define | CMU_CLKIN0_PC1 SILABS_DBUS_CMU_CLKIN0(0x2, 0x1) |
| |
| #define | CMU_CLKIN0_PC2 SILABS_DBUS_CMU_CLKIN0(0x2, 0x2) |
| |
| #define | CMU_CLKIN0_PC3 SILABS_DBUS_CMU_CLKIN0(0x2, 0x3) |
| |
| #define | CMU_CLKIN0_PC4 SILABS_DBUS_CMU_CLKIN0(0x2, 0x4) |
| |
| #define | CMU_CLKIN0_PC5 SILABS_DBUS_CMU_CLKIN0(0x2, 0x5) |
| |
| #define | CMU_CLKIN0_PC6 SILABS_DBUS_CMU_CLKIN0(0x2, 0x6) |
| |
| #define | CMU_CLKIN0_PC7 SILABS_DBUS_CMU_CLKIN0(0x2, 0x7) |
| |
| #define | CMU_CLKIN0_PD0 SILABS_DBUS_CMU_CLKIN0(0x3, 0x0) |
| |
| #define | CMU_CLKIN0_PD1 SILABS_DBUS_CMU_CLKIN0(0x3, 0x1) |
| |
| #define | CMU_CLKIN0_PD2 SILABS_DBUS_CMU_CLKIN0(0x3, 0x2) |
| |
| #define | CMU_CLKIN0_PD3 SILABS_DBUS_CMU_CLKIN0(0x3, 0x3) |
| |
| #define | PTI_DCLK_PC0 SILABS_DBUS_PTI_DCLK(0x2, 0x0) |
| |
| #define | PTI_DCLK_PC1 SILABS_DBUS_PTI_DCLK(0x2, 0x1) |
| |
| #define | PTI_DCLK_PC2 SILABS_DBUS_PTI_DCLK(0x2, 0x2) |
| |
| #define | PTI_DCLK_PC3 SILABS_DBUS_PTI_DCLK(0x2, 0x3) |
| |
| #define | PTI_DCLK_PC4 SILABS_DBUS_PTI_DCLK(0x2, 0x4) |
| |
| #define | PTI_DCLK_PC5 SILABS_DBUS_PTI_DCLK(0x2, 0x5) |
| |
| #define | PTI_DCLK_PC6 SILABS_DBUS_PTI_DCLK(0x2, 0x6) |
| |
| #define | PTI_DCLK_PC7 SILABS_DBUS_PTI_DCLK(0x2, 0x7) |
| |
| #define | PTI_DCLK_PD0 SILABS_DBUS_PTI_DCLK(0x3, 0x0) |
| |
| #define | PTI_DCLK_PD1 SILABS_DBUS_PTI_DCLK(0x3, 0x1) |
| |
| #define | PTI_DCLK_PD2 SILABS_DBUS_PTI_DCLK(0x3, 0x2) |
| |
| #define | PTI_DCLK_PD3 SILABS_DBUS_PTI_DCLK(0x3, 0x3) |
| |
| #define | PTI_DFRAME_PC0 SILABS_DBUS_PTI_DFRAME(0x2, 0x0) |
| |
| #define | PTI_DFRAME_PC1 SILABS_DBUS_PTI_DFRAME(0x2, 0x1) |
| |
| #define | PTI_DFRAME_PC2 SILABS_DBUS_PTI_DFRAME(0x2, 0x2) |
| |
| #define | PTI_DFRAME_PC3 SILABS_DBUS_PTI_DFRAME(0x2, 0x3) |
| |
| #define | PTI_DFRAME_PC4 SILABS_DBUS_PTI_DFRAME(0x2, 0x4) |
| |
| #define | PTI_DFRAME_PC5 SILABS_DBUS_PTI_DFRAME(0x2, 0x5) |
| |
| #define | PTI_DFRAME_PC6 SILABS_DBUS_PTI_DFRAME(0x2, 0x6) |
| |
| #define | PTI_DFRAME_PC7 SILABS_DBUS_PTI_DFRAME(0x2, 0x7) |
| |
| #define | PTI_DFRAME_PD0 SILABS_DBUS_PTI_DFRAME(0x3, 0x0) |
| |
| #define | PTI_DFRAME_PD1 SILABS_DBUS_PTI_DFRAME(0x3, 0x1) |
| |
| #define | PTI_DFRAME_PD2 SILABS_DBUS_PTI_DFRAME(0x3, 0x2) |
| |
| #define | PTI_DFRAME_PD3 SILABS_DBUS_PTI_DFRAME(0x3, 0x3) |
| |
| #define | PTI_DOUT_PC0 SILABS_DBUS_PTI_DOUT(0x2, 0x0) |
| |
| #define | PTI_DOUT_PC1 SILABS_DBUS_PTI_DOUT(0x2, 0x1) |
| |
| #define | PTI_DOUT_PC2 SILABS_DBUS_PTI_DOUT(0x2, 0x2) |
| |
| #define | PTI_DOUT_PC3 SILABS_DBUS_PTI_DOUT(0x2, 0x3) |
| |
| #define | PTI_DOUT_PC4 SILABS_DBUS_PTI_DOUT(0x2, 0x4) |
| |
| #define | PTI_DOUT_PC5 SILABS_DBUS_PTI_DOUT(0x2, 0x5) |
| |
| #define | PTI_DOUT_PC6 SILABS_DBUS_PTI_DOUT(0x2, 0x6) |
| |
| #define | PTI_DOUT_PC7 SILABS_DBUS_PTI_DOUT(0x2, 0x7) |
| |
| #define | PTI_DOUT_PD0 SILABS_DBUS_PTI_DOUT(0x3, 0x0) |
| |
| #define | PTI_DOUT_PD1 SILABS_DBUS_PTI_DOUT(0x3, 0x1) |
| |
| #define | PTI_DOUT_PD2 SILABS_DBUS_PTI_DOUT(0x3, 0x2) |
| |
| #define | PTI_DOUT_PD3 SILABS_DBUS_PTI_DOUT(0x3, 0x3) |
| |
| #define | I2C0_SCL_PA0 SILABS_DBUS_I2C0_SCL(0x0, 0x0) |
| |
| #define | I2C0_SCL_PA1 SILABS_DBUS_I2C0_SCL(0x0, 0x1) |
| |
| #define | I2C0_SCL_PA2 SILABS_DBUS_I2C0_SCL(0x0, 0x2) |
| |
| #define | I2C0_SCL_PA3 SILABS_DBUS_I2C0_SCL(0x0, 0x3) |
| |
| #define | I2C0_SCL_PA4 SILABS_DBUS_I2C0_SCL(0x0, 0x4) |
| |
| #define | I2C0_SCL_PA5 SILABS_DBUS_I2C0_SCL(0x0, 0x5) |
| |
| #define | I2C0_SCL_PA6 SILABS_DBUS_I2C0_SCL(0x0, 0x6) |
| |
| #define | I2C0_SCL_PA7 SILABS_DBUS_I2C0_SCL(0x0, 0x7) |
| |
| #define | I2C0_SCL_PA8 SILABS_DBUS_I2C0_SCL(0x0, 0x8) |
| |
| #define | I2C0_SCL_PB0 SILABS_DBUS_I2C0_SCL(0x1, 0x0) |
| |
| #define | I2C0_SCL_PB1 SILABS_DBUS_I2C0_SCL(0x1, 0x1) |
| |
| #define | I2C0_SCL_PB2 SILABS_DBUS_I2C0_SCL(0x1, 0x2) |
| |
| #define | I2C0_SCL_PB3 SILABS_DBUS_I2C0_SCL(0x1, 0x3) |
| |
| #define | I2C0_SCL_PB4 SILABS_DBUS_I2C0_SCL(0x1, 0x4) |
| |
| #define | I2C0_SCL_PC0 SILABS_DBUS_I2C0_SCL(0x2, 0x0) |
| |
| #define | I2C0_SCL_PC1 SILABS_DBUS_I2C0_SCL(0x2, 0x1) |
| |
| #define | I2C0_SCL_PC2 SILABS_DBUS_I2C0_SCL(0x2, 0x2) |
| |
| #define | I2C0_SCL_PC3 SILABS_DBUS_I2C0_SCL(0x2, 0x3) |
| |
| #define | I2C0_SCL_PC4 SILABS_DBUS_I2C0_SCL(0x2, 0x4) |
| |
| #define | I2C0_SCL_PC5 SILABS_DBUS_I2C0_SCL(0x2, 0x5) |
| |
| #define | I2C0_SCL_PC6 SILABS_DBUS_I2C0_SCL(0x2, 0x6) |
| |
| #define | I2C0_SCL_PC7 SILABS_DBUS_I2C0_SCL(0x2, 0x7) |
| |
| #define | I2C0_SCL_PD0 SILABS_DBUS_I2C0_SCL(0x3, 0x0) |
| |
| #define | I2C0_SCL_PD1 SILABS_DBUS_I2C0_SCL(0x3, 0x1) |
| |
| #define | I2C0_SCL_PD2 SILABS_DBUS_I2C0_SCL(0x3, 0x2) |
| |
| #define | I2C0_SCL_PD3 SILABS_DBUS_I2C0_SCL(0x3, 0x3) |
| |
| #define | I2C0_SDA_PA0 SILABS_DBUS_I2C0_SDA(0x0, 0x0) |
| |
| #define | I2C0_SDA_PA1 SILABS_DBUS_I2C0_SDA(0x0, 0x1) |
| |
| #define | I2C0_SDA_PA2 SILABS_DBUS_I2C0_SDA(0x0, 0x2) |
| |
| #define | I2C0_SDA_PA3 SILABS_DBUS_I2C0_SDA(0x0, 0x3) |
| |
| #define | I2C0_SDA_PA4 SILABS_DBUS_I2C0_SDA(0x0, 0x4) |
| |
| #define | I2C0_SDA_PA5 SILABS_DBUS_I2C0_SDA(0x0, 0x5) |
| |
| #define | I2C0_SDA_PA6 SILABS_DBUS_I2C0_SDA(0x0, 0x6) |
| |
| #define | I2C0_SDA_PA7 SILABS_DBUS_I2C0_SDA(0x0, 0x7) |
| |
| #define | I2C0_SDA_PA8 SILABS_DBUS_I2C0_SDA(0x0, 0x8) |
| |
| #define | I2C0_SDA_PB0 SILABS_DBUS_I2C0_SDA(0x1, 0x0) |
| |
| #define | I2C0_SDA_PB1 SILABS_DBUS_I2C0_SDA(0x1, 0x1) |
| |
| #define | I2C0_SDA_PB2 SILABS_DBUS_I2C0_SDA(0x1, 0x2) |
| |
| #define | I2C0_SDA_PB3 SILABS_DBUS_I2C0_SDA(0x1, 0x3) |
| |
| #define | I2C0_SDA_PB4 SILABS_DBUS_I2C0_SDA(0x1, 0x4) |
| |
| #define | I2C0_SDA_PC0 SILABS_DBUS_I2C0_SDA(0x2, 0x0) |
| |
| #define | I2C0_SDA_PC1 SILABS_DBUS_I2C0_SDA(0x2, 0x1) |
| |
| #define | I2C0_SDA_PC2 SILABS_DBUS_I2C0_SDA(0x2, 0x2) |
| |
| #define | I2C0_SDA_PC3 SILABS_DBUS_I2C0_SDA(0x2, 0x3) |
| |
| #define | I2C0_SDA_PC4 SILABS_DBUS_I2C0_SDA(0x2, 0x4) |
| |
| #define | I2C0_SDA_PC5 SILABS_DBUS_I2C0_SDA(0x2, 0x5) |
| |
| #define | I2C0_SDA_PC6 SILABS_DBUS_I2C0_SDA(0x2, 0x6) |
| |
| #define | I2C0_SDA_PC7 SILABS_DBUS_I2C0_SDA(0x2, 0x7) |
| |
| #define | I2C0_SDA_PD0 SILABS_DBUS_I2C0_SDA(0x3, 0x0) |
| |
| #define | I2C0_SDA_PD1 SILABS_DBUS_I2C0_SDA(0x3, 0x1) |
| |
| #define | I2C0_SDA_PD2 SILABS_DBUS_I2C0_SDA(0x3, 0x2) |
| |
| #define | I2C0_SDA_PD3 SILABS_DBUS_I2C0_SDA(0x3, 0x3) |
| |
| #define | I2C1_SCL_PC0 SILABS_DBUS_I2C1_SCL(0x2, 0x0) |
| |
| #define | I2C1_SCL_PC1 SILABS_DBUS_I2C1_SCL(0x2, 0x1) |
| |
| #define | I2C1_SCL_PC2 SILABS_DBUS_I2C1_SCL(0x2, 0x2) |
| |
| #define | I2C1_SCL_PC3 SILABS_DBUS_I2C1_SCL(0x2, 0x3) |
| |
| #define | I2C1_SCL_PC4 SILABS_DBUS_I2C1_SCL(0x2, 0x4) |
| |
| #define | I2C1_SCL_PC5 SILABS_DBUS_I2C1_SCL(0x2, 0x5) |
| |
| #define | I2C1_SCL_PC6 SILABS_DBUS_I2C1_SCL(0x2, 0x6) |
| |
| #define | I2C1_SCL_PC7 SILABS_DBUS_I2C1_SCL(0x2, 0x7) |
| |
| #define | I2C1_SCL_PD0 SILABS_DBUS_I2C1_SCL(0x3, 0x0) |
| |
| #define | I2C1_SCL_PD1 SILABS_DBUS_I2C1_SCL(0x3, 0x1) |
| |
| #define | I2C1_SCL_PD2 SILABS_DBUS_I2C1_SCL(0x3, 0x2) |
| |
| #define | I2C1_SCL_PD3 SILABS_DBUS_I2C1_SCL(0x3, 0x3) |
| |
| #define | I2C1_SDA_PC0 SILABS_DBUS_I2C1_SDA(0x2, 0x0) |
| |
| #define | I2C1_SDA_PC1 SILABS_DBUS_I2C1_SDA(0x2, 0x1) |
| |
| #define | I2C1_SDA_PC2 SILABS_DBUS_I2C1_SDA(0x2, 0x2) |
| |
| #define | I2C1_SDA_PC3 SILABS_DBUS_I2C1_SDA(0x2, 0x3) |
| |
| #define | I2C1_SDA_PC4 SILABS_DBUS_I2C1_SDA(0x2, 0x4) |
| |
| #define | I2C1_SDA_PC5 SILABS_DBUS_I2C1_SDA(0x2, 0x5) |
| |
| #define | I2C1_SDA_PC6 SILABS_DBUS_I2C1_SDA(0x2, 0x6) |
| |
| #define | I2C1_SDA_PC7 SILABS_DBUS_I2C1_SDA(0x2, 0x7) |
| |
| #define | I2C1_SDA_PD0 SILABS_DBUS_I2C1_SDA(0x3, 0x0) |
| |
| #define | I2C1_SDA_PD1 SILABS_DBUS_I2C1_SDA(0x3, 0x1) |
| |
| #define | I2C1_SDA_PD2 SILABS_DBUS_I2C1_SDA(0x3, 0x2) |
| |
| #define | I2C1_SDA_PD3 SILABS_DBUS_I2C1_SDA(0x3, 0x3) |
| |
| #define | LETIMER0_OUT0_PA0 SILABS_DBUS_LETIMER0_OUT0(0x0, 0x0) |
| |
| #define | LETIMER0_OUT0_PA1 SILABS_DBUS_LETIMER0_OUT0(0x0, 0x1) |
| |
| #define | LETIMER0_OUT0_PA2 SILABS_DBUS_LETIMER0_OUT0(0x0, 0x2) |
| |
| #define | LETIMER0_OUT0_PA3 SILABS_DBUS_LETIMER0_OUT0(0x0, 0x3) |
| |
| #define | LETIMER0_OUT0_PA4 SILABS_DBUS_LETIMER0_OUT0(0x0, 0x4) |
| |
| #define | LETIMER0_OUT0_PA5 SILABS_DBUS_LETIMER0_OUT0(0x0, 0x5) |
| |
| #define | LETIMER0_OUT0_PA6 SILABS_DBUS_LETIMER0_OUT0(0x0, 0x6) |
| |
| #define | LETIMER0_OUT0_PA7 SILABS_DBUS_LETIMER0_OUT0(0x0, 0x7) |
| |
| #define | LETIMER0_OUT0_PA8 SILABS_DBUS_LETIMER0_OUT0(0x0, 0x8) |
| |
| #define | LETIMER0_OUT0_PB0 SILABS_DBUS_LETIMER0_OUT0(0x1, 0x0) |
| |
| #define | LETIMER0_OUT0_PB1 SILABS_DBUS_LETIMER0_OUT0(0x1, 0x1) |
| |
| #define | LETIMER0_OUT0_PB2 SILABS_DBUS_LETIMER0_OUT0(0x1, 0x2) |
| |
| #define | LETIMER0_OUT0_PB3 SILABS_DBUS_LETIMER0_OUT0(0x1, 0x3) |
| |
| #define | LETIMER0_OUT0_PB4 SILABS_DBUS_LETIMER0_OUT0(0x1, 0x4) |
| |
| #define | LETIMER0_OUT1_PA0 SILABS_DBUS_LETIMER0_OUT1(0x0, 0x0) |
| |
| #define | LETIMER0_OUT1_PA1 SILABS_DBUS_LETIMER0_OUT1(0x0, 0x1) |
| |
| #define | LETIMER0_OUT1_PA2 SILABS_DBUS_LETIMER0_OUT1(0x0, 0x2) |
| |
| #define | LETIMER0_OUT1_PA3 SILABS_DBUS_LETIMER0_OUT1(0x0, 0x3) |
| |
| #define | LETIMER0_OUT1_PA4 SILABS_DBUS_LETIMER0_OUT1(0x0, 0x4) |
| |
| #define | LETIMER0_OUT1_PA5 SILABS_DBUS_LETIMER0_OUT1(0x0, 0x5) |
| |
| #define | LETIMER0_OUT1_PA6 SILABS_DBUS_LETIMER0_OUT1(0x0, 0x6) |
| |
| #define | LETIMER0_OUT1_PA7 SILABS_DBUS_LETIMER0_OUT1(0x0, 0x7) |
| |
| #define | LETIMER0_OUT1_PA8 SILABS_DBUS_LETIMER0_OUT1(0x0, 0x8) |
| |
| #define | LETIMER0_OUT1_PB0 SILABS_DBUS_LETIMER0_OUT1(0x1, 0x0) |
| |
| #define | LETIMER0_OUT1_PB1 SILABS_DBUS_LETIMER0_OUT1(0x1, 0x1) |
| |
| #define | LETIMER0_OUT1_PB2 SILABS_DBUS_LETIMER0_OUT1(0x1, 0x2) |
| |
| #define | LETIMER0_OUT1_PB3 SILABS_DBUS_LETIMER0_OUT1(0x1, 0x3) |
| |
| #define | LETIMER0_OUT1_PB4 SILABS_DBUS_LETIMER0_OUT1(0x1, 0x4) |
| |
| #define | EUART0_RTS_PA0 SILABS_DBUS_EUART0_RTS(0x0, 0x0) |
| |
| #define | EUART0_RTS_PA1 SILABS_DBUS_EUART0_RTS(0x0, 0x1) |
| |
| #define | EUART0_RTS_PA2 SILABS_DBUS_EUART0_RTS(0x0, 0x2) |
| |
| #define | EUART0_RTS_PA3 SILABS_DBUS_EUART0_RTS(0x0, 0x3) |
| |
| #define | EUART0_RTS_PA4 SILABS_DBUS_EUART0_RTS(0x0, 0x4) |
| |
| #define | EUART0_RTS_PA5 SILABS_DBUS_EUART0_RTS(0x0, 0x5) |
| |
| #define | EUART0_RTS_PA6 SILABS_DBUS_EUART0_RTS(0x0, 0x6) |
| |
| #define | EUART0_RTS_PA7 SILABS_DBUS_EUART0_RTS(0x0, 0x7) |
| |
| #define | EUART0_RTS_PA8 SILABS_DBUS_EUART0_RTS(0x0, 0x8) |
| |
| #define | EUART0_RTS_PB0 SILABS_DBUS_EUART0_RTS(0x1, 0x0) |
| |
| #define | EUART0_RTS_PB1 SILABS_DBUS_EUART0_RTS(0x1, 0x1) |
| |
| #define | EUART0_RTS_PB2 SILABS_DBUS_EUART0_RTS(0x1, 0x2) |
| |
| #define | EUART0_RTS_PB3 SILABS_DBUS_EUART0_RTS(0x1, 0x3) |
| |
| #define | EUART0_RTS_PB4 SILABS_DBUS_EUART0_RTS(0x1, 0x4) |
| |
| #define | EUART0_RTS_PC0 SILABS_DBUS_EUART0_RTS(0x2, 0x0) |
| |
| #define | EUART0_RTS_PC1 SILABS_DBUS_EUART0_RTS(0x2, 0x1) |
| |
| #define | EUART0_RTS_PC2 SILABS_DBUS_EUART0_RTS(0x2, 0x2) |
| |
| #define | EUART0_RTS_PC3 SILABS_DBUS_EUART0_RTS(0x2, 0x3) |
| |
| #define | EUART0_RTS_PC4 SILABS_DBUS_EUART0_RTS(0x2, 0x4) |
| |
| #define | EUART0_RTS_PC5 SILABS_DBUS_EUART0_RTS(0x2, 0x5) |
| |
| #define | EUART0_RTS_PC6 SILABS_DBUS_EUART0_RTS(0x2, 0x6) |
| |
| #define | EUART0_RTS_PC7 SILABS_DBUS_EUART0_RTS(0x2, 0x7) |
| |
| #define | EUART0_RTS_PD0 SILABS_DBUS_EUART0_RTS(0x3, 0x0) |
| |
| #define | EUART0_RTS_PD1 SILABS_DBUS_EUART0_RTS(0x3, 0x1) |
| |
| #define | EUART0_RTS_PD2 SILABS_DBUS_EUART0_RTS(0x3, 0x2) |
| |
| #define | EUART0_RTS_PD3 SILABS_DBUS_EUART0_RTS(0x3, 0x3) |
| |
| #define | EUART0_TX_PA0 SILABS_DBUS_EUART0_TX(0x0, 0x0) |
| |
| #define | EUART0_TX_PA1 SILABS_DBUS_EUART0_TX(0x0, 0x1) |
| |
| #define | EUART0_TX_PA2 SILABS_DBUS_EUART0_TX(0x0, 0x2) |
| |
| #define | EUART0_TX_PA3 SILABS_DBUS_EUART0_TX(0x0, 0x3) |
| |
| #define | EUART0_TX_PA4 SILABS_DBUS_EUART0_TX(0x0, 0x4) |
| |
| #define | EUART0_TX_PA5 SILABS_DBUS_EUART0_TX(0x0, 0x5) |
| |
| #define | EUART0_TX_PA6 SILABS_DBUS_EUART0_TX(0x0, 0x6) |
| |
| #define | EUART0_TX_PA7 SILABS_DBUS_EUART0_TX(0x0, 0x7) |
| |
| #define | EUART0_TX_PA8 SILABS_DBUS_EUART0_TX(0x0, 0x8) |
| |
| #define | EUART0_TX_PB0 SILABS_DBUS_EUART0_TX(0x1, 0x0) |
| |
| #define | EUART0_TX_PB1 SILABS_DBUS_EUART0_TX(0x1, 0x1) |
| |
| #define | EUART0_TX_PB2 SILABS_DBUS_EUART0_TX(0x1, 0x2) |
| |
| #define | EUART0_TX_PB3 SILABS_DBUS_EUART0_TX(0x1, 0x3) |
| |
| #define | EUART0_TX_PB4 SILABS_DBUS_EUART0_TX(0x1, 0x4) |
| |
| #define | EUART0_TX_PC0 SILABS_DBUS_EUART0_TX(0x2, 0x0) |
| |
| #define | EUART0_TX_PC1 SILABS_DBUS_EUART0_TX(0x2, 0x1) |
| |
| #define | EUART0_TX_PC2 SILABS_DBUS_EUART0_TX(0x2, 0x2) |
| |
| #define | EUART0_TX_PC3 SILABS_DBUS_EUART0_TX(0x2, 0x3) |
| |
| #define | EUART0_TX_PC4 SILABS_DBUS_EUART0_TX(0x2, 0x4) |
| |
| #define | EUART0_TX_PC5 SILABS_DBUS_EUART0_TX(0x2, 0x5) |
| |
| #define | EUART0_TX_PC6 SILABS_DBUS_EUART0_TX(0x2, 0x6) |
| |
| #define | EUART0_TX_PC7 SILABS_DBUS_EUART0_TX(0x2, 0x7) |
| |
| #define | EUART0_TX_PD0 SILABS_DBUS_EUART0_TX(0x3, 0x0) |
| |
| #define | EUART0_TX_PD1 SILABS_DBUS_EUART0_TX(0x3, 0x1) |
| |
| #define | EUART0_TX_PD2 SILABS_DBUS_EUART0_TX(0x3, 0x2) |
| |
| #define | EUART0_TX_PD3 SILABS_DBUS_EUART0_TX(0x3, 0x3) |
| |
| #define | EUART0_CTS_PA0 SILABS_DBUS_EUART0_CTS(0x0, 0x0) |
| |
| #define | EUART0_CTS_PA1 SILABS_DBUS_EUART0_CTS(0x0, 0x1) |
| |
| #define | EUART0_CTS_PA2 SILABS_DBUS_EUART0_CTS(0x0, 0x2) |
| |
| #define | EUART0_CTS_PA3 SILABS_DBUS_EUART0_CTS(0x0, 0x3) |
| |
| #define | EUART0_CTS_PA4 SILABS_DBUS_EUART0_CTS(0x0, 0x4) |
| |
| #define | EUART0_CTS_PA5 SILABS_DBUS_EUART0_CTS(0x0, 0x5) |
| |
| #define | EUART0_CTS_PA6 SILABS_DBUS_EUART0_CTS(0x0, 0x6) |
| |
| #define | EUART0_CTS_PA7 SILABS_DBUS_EUART0_CTS(0x0, 0x7) |
| |
| #define | EUART0_CTS_PA8 SILABS_DBUS_EUART0_CTS(0x0, 0x8) |
| |
| #define | EUART0_CTS_PB0 SILABS_DBUS_EUART0_CTS(0x1, 0x0) |
| |
| #define | EUART0_CTS_PB1 SILABS_DBUS_EUART0_CTS(0x1, 0x1) |
| |
| #define | EUART0_CTS_PB2 SILABS_DBUS_EUART0_CTS(0x1, 0x2) |
| |
| #define | EUART0_CTS_PB3 SILABS_DBUS_EUART0_CTS(0x1, 0x3) |
| |
| #define | EUART0_CTS_PB4 SILABS_DBUS_EUART0_CTS(0x1, 0x4) |
| |
| #define | EUART0_CTS_PC0 SILABS_DBUS_EUART0_CTS(0x2, 0x0) |
| |
| #define | EUART0_CTS_PC1 SILABS_DBUS_EUART0_CTS(0x2, 0x1) |
| |
| #define | EUART0_CTS_PC2 SILABS_DBUS_EUART0_CTS(0x2, 0x2) |
| |
| #define | EUART0_CTS_PC3 SILABS_DBUS_EUART0_CTS(0x2, 0x3) |
| |
| #define | EUART0_CTS_PC4 SILABS_DBUS_EUART0_CTS(0x2, 0x4) |
| |
| #define | EUART0_CTS_PC5 SILABS_DBUS_EUART0_CTS(0x2, 0x5) |
| |
| #define | EUART0_CTS_PC6 SILABS_DBUS_EUART0_CTS(0x2, 0x6) |
| |
| #define | EUART0_CTS_PC7 SILABS_DBUS_EUART0_CTS(0x2, 0x7) |
| |
| #define | EUART0_CTS_PD0 SILABS_DBUS_EUART0_CTS(0x3, 0x0) |
| |
| #define | EUART0_CTS_PD1 SILABS_DBUS_EUART0_CTS(0x3, 0x1) |
| |
| #define | EUART0_CTS_PD2 SILABS_DBUS_EUART0_CTS(0x3, 0x2) |
| |
| #define | EUART0_CTS_PD3 SILABS_DBUS_EUART0_CTS(0x3, 0x3) |
| |
| #define | EUART0_RX_PA0 SILABS_DBUS_EUART0_RX(0x0, 0x0) |
| |
| #define | EUART0_RX_PA1 SILABS_DBUS_EUART0_RX(0x0, 0x1) |
| |
| #define | EUART0_RX_PA2 SILABS_DBUS_EUART0_RX(0x0, 0x2) |
| |
| #define | EUART0_RX_PA3 SILABS_DBUS_EUART0_RX(0x0, 0x3) |
| |
| #define | EUART0_RX_PA4 SILABS_DBUS_EUART0_RX(0x0, 0x4) |
| |
| #define | EUART0_RX_PA5 SILABS_DBUS_EUART0_RX(0x0, 0x5) |
| |
| #define | EUART0_RX_PA6 SILABS_DBUS_EUART0_RX(0x0, 0x6) |
| |
| #define | EUART0_RX_PA7 SILABS_DBUS_EUART0_RX(0x0, 0x7) |
| |
| #define | EUART0_RX_PA8 SILABS_DBUS_EUART0_RX(0x0, 0x8) |
| |
| #define | EUART0_RX_PB0 SILABS_DBUS_EUART0_RX(0x1, 0x0) |
| |
| #define | EUART0_RX_PB1 SILABS_DBUS_EUART0_RX(0x1, 0x1) |
| |
| #define | EUART0_RX_PB2 SILABS_DBUS_EUART0_RX(0x1, 0x2) |
| |
| #define | EUART0_RX_PB3 SILABS_DBUS_EUART0_RX(0x1, 0x3) |
| |
| #define | EUART0_RX_PB4 SILABS_DBUS_EUART0_RX(0x1, 0x4) |
| |
| #define | EUART0_RX_PC0 SILABS_DBUS_EUART0_RX(0x2, 0x0) |
| |
| #define | EUART0_RX_PC1 SILABS_DBUS_EUART0_RX(0x2, 0x1) |
| |
| #define | EUART0_RX_PC2 SILABS_DBUS_EUART0_RX(0x2, 0x2) |
| |
| #define | EUART0_RX_PC3 SILABS_DBUS_EUART0_RX(0x2, 0x3) |
| |
| #define | EUART0_RX_PC4 SILABS_DBUS_EUART0_RX(0x2, 0x4) |
| |
| #define | EUART0_RX_PC5 SILABS_DBUS_EUART0_RX(0x2, 0x5) |
| |
| #define | EUART0_RX_PC6 SILABS_DBUS_EUART0_RX(0x2, 0x6) |
| |
| #define | EUART0_RX_PC7 SILABS_DBUS_EUART0_RX(0x2, 0x7) |
| |
| #define | EUART0_RX_PD0 SILABS_DBUS_EUART0_RX(0x3, 0x0) |
| |
| #define | EUART0_RX_PD1 SILABS_DBUS_EUART0_RX(0x3, 0x1) |
| |
| #define | EUART0_RX_PD2 SILABS_DBUS_EUART0_RX(0x3, 0x2) |
| |
| #define | EUART0_RX_PD3 SILABS_DBUS_EUART0_RX(0x3, 0x3) |
| |
| #define | MODEM_ANT0_PA0 SILABS_DBUS_MODEM_ANT0(0x0, 0x0) |
| |
| #define | MODEM_ANT0_PA1 SILABS_DBUS_MODEM_ANT0(0x0, 0x1) |
| |
| #define | MODEM_ANT0_PA2 SILABS_DBUS_MODEM_ANT0(0x0, 0x2) |
| |
| #define | MODEM_ANT0_PA3 SILABS_DBUS_MODEM_ANT0(0x0, 0x3) |
| |
| #define | MODEM_ANT0_PA4 SILABS_DBUS_MODEM_ANT0(0x0, 0x4) |
| |
| #define | MODEM_ANT0_PA5 SILABS_DBUS_MODEM_ANT0(0x0, 0x5) |
| |
| #define | MODEM_ANT0_PA6 SILABS_DBUS_MODEM_ANT0(0x0, 0x6) |
| |
| #define | MODEM_ANT0_PA7 SILABS_DBUS_MODEM_ANT0(0x0, 0x7) |
| |
| #define | MODEM_ANT0_PA8 SILABS_DBUS_MODEM_ANT0(0x0, 0x8) |
| |
| #define | MODEM_ANT0_PB0 SILABS_DBUS_MODEM_ANT0(0x1, 0x0) |
| |
| #define | MODEM_ANT0_PB1 SILABS_DBUS_MODEM_ANT0(0x1, 0x1) |
| |
| #define | MODEM_ANT0_PB2 SILABS_DBUS_MODEM_ANT0(0x1, 0x2) |
| |
| #define | MODEM_ANT0_PB3 SILABS_DBUS_MODEM_ANT0(0x1, 0x3) |
| |
| #define | MODEM_ANT0_PB4 SILABS_DBUS_MODEM_ANT0(0x1, 0x4) |
| |
| #define | MODEM_ANT0_PC0 SILABS_DBUS_MODEM_ANT0(0x2, 0x0) |
| |
| #define | MODEM_ANT0_PC1 SILABS_DBUS_MODEM_ANT0(0x2, 0x1) |
| |
| #define | MODEM_ANT0_PC2 SILABS_DBUS_MODEM_ANT0(0x2, 0x2) |
| |
| #define | MODEM_ANT0_PC3 SILABS_DBUS_MODEM_ANT0(0x2, 0x3) |
| |
| #define | MODEM_ANT0_PC4 SILABS_DBUS_MODEM_ANT0(0x2, 0x4) |
| |
| #define | MODEM_ANT0_PC5 SILABS_DBUS_MODEM_ANT0(0x2, 0x5) |
| |
| #define | MODEM_ANT0_PC6 SILABS_DBUS_MODEM_ANT0(0x2, 0x6) |
| |
| #define | MODEM_ANT0_PC7 SILABS_DBUS_MODEM_ANT0(0x2, 0x7) |
| |
| #define | MODEM_ANT0_PD0 SILABS_DBUS_MODEM_ANT0(0x3, 0x0) |
| |
| #define | MODEM_ANT0_PD1 SILABS_DBUS_MODEM_ANT0(0x3, 0x1) |
| |
| #define | MODEM_ANT0_PD2 SILABS_DBUS_MODEM_ANT0(0x3, 0x2) |
| |
| #define | MODEM_ANT0_PD3 SILABS_DBUS_MODEM_ANT0(0x3, 0x3) |
| |
| #define | MODEM_ANT1_PA0 SILABS_DBUS_MODEM_ANT1(0x0, 0x0) |
| |
| #define | MODEM_ANT1_PA1 SILABS_DBUS_MODEM_ANT1(0x0, 0x1) |
| |
| #define | MODEM_ANT1_PA2 SILABS_DBUS_MODEM_ANT1(0x0, 0x2) |
| |
| #define | MODEM_ANT1_PA3 SILABS_DBUS_MODEM_ANT1(0x0, 0x3) |
| |
| #define | MODEM_ANT1_PA4 SILABS_DBUS_MODEM_ANT1(0x0, 0x4) |
| |
| #define | MODEM_ANT1_PA5 SILABS_DBUS_MODEM_ANT1(0x0, 0x5) |
| |
| #define | MODEM_ANT1_PA6 SILABS_DBUS_MODEM_ANT1(0x0, 0x6) |
| |
| #define | MODEM_ANT1_PA7 SILABS_DBUS_MODEM_ANT1(0x0, 0x7) |
| |
| #define | MODEM_ANT1_PA8 SILABS_DBUS_MODEM_ANT1(0x0, 0x8) |
| |
| #define | MODEM_ANT1_PB0 SILABS_DBUS_MODEM_ANT1(0x1, 0x0) |
| |
| #define | MODEM_ANT1_PB1 SILABS_DBUS_MODEM_ANT1(0x1, 0x1) |
| |
| #define | MODEM_ANT1_PB2 SILABS_DBUS_MODEM_ANT1(0x1, 0x2) |
| |
| #define | MODEM_ANT1_PB3 SILABS_DBUS_MODEM_ANT1(0x1, 0x3) |
| |
| #define | MODEM_ANT1_PB4 SILABS_DBUS_MODEM_ANT1(0x1, 0x4) |
| |
| #define | MODEM_ANT1_PC0 SILABS_DBUS_MODEM_ANT1(0x2, 0x0) |
| |
| #define | MODEM_ANT1_PC1 SILABS_DBUS_MODEM_ANT1(0x2, 0x1) |
| |
| #define | MODEM_ANT1_PC2 SILABS_DBUS_MODEM_ANT1(0x2, 0x2) |
| |
| #define | MODEM_ANT1_PC3 SILABS_DBUS_MODEM_ANT1(0x2, 0x3) |
| |
| #define | MODEM_ANT1_PC4 SILABS_DBUS_MODEM_ANT1(0x2, 0x4) |
| |
| #define | MODEM_ANT1_PC5 SILABS_DBUS_MODEM_ANT1(0x2, 0x5) |
| |
| #define | MODEM_ANT1_PC6 SILABS_DBUS_MODEM_ANT1(0x2, 0x6) |
| |
| #define | MODEM_ANT1_PC7 SILABS_DBUS_MODEM_ANT1(0x2, 0x7) |
| |
| #define | MODEM_ANT1_PD0 SILABS_DBUS_MODEM_ANT1(0x3, 0x0) |
| |
| #define | MODEM_ANT1_PD1 SILABS_DBUS_MODEM_ANT1(0x3, 0x1) |
| |
| #define | MODEM_ANT1_PD2 SILABS_DBUS_MODEM_ANT1(0x3, 0x2) |
| |
| #define | MODEM_ANT1_PD3 SILABS_DBUS_MODEM_ANT1(0x3, 0x3) |
| |
| #define | MODEM_ANTROLLOVER_PC0 SILABS_DBUS_MODEM_ANTROLLOVER(0x2, 0x0) |
| |
| #define | MODEM_ANTROLLOVER_PC1 SILABS_DBUS_MODEM_ANTROLLOVER(0x2, 0x1) |
| |
| #define | MODEM_ANTROLLOVER_PC2 SILABS_DBUS_MODEM_ANTROLLOVER(0x2, 0x2) |
| |
| #define | MODEM_ANTROLLOVER_PC3 SILABS_DBUS_MODEM_ANTROLLOVER(0x2, 0x3) |
| |
| #define | MODEM_ANTROLLOVER_PC4 SILABS_DBUS_MODEM_ANTROLLOVER(0x2, 0x4) |
| |
| #define | MODEM_ANTROLLOVER_PC5 SILABS_DBUS_MODEM_ANTROLLOVER(0x2, 0x5) |
| |
| #define | MODEM_ANTROLLOVER_PC6 SILABS_DBUS_MODEM_ANTROLLOVER(0x2, 0x6) |
| |
| #define | MODEM_ANTROLLOVER_PC7 SILABS_DBUS_MODEM_ANTROLLOVER(0x2, 0x7) |
| |
| #define | MODEM_ANTROLLOVER_PD0 SILABS_DBUS_MODEM_ANTROLLOVER(0x3, 0x0) |
| |
| #define | MODEM_ANTROLLOVER_PD1 SILABS_DBUS_MODEM_ANTROLLOVER(0x3, 0x1) |
| |
| #define | MODEM_ANTROLLOVER_PD2 SILABS_DBUS_MODEM_ANTROLLOVER(0x3, 0x2) |
| |
| #define | MODEM_ANTROLLOVER_PD3 SILABS_DBUS_MODEM_ANTROLLOVER(0x3, 0x3) |
| |
| #define | MODEM_ANTRR0_PC0 SILABS_DBUS_MODEM_ANTRR0(0x2, 0x0) |
| |
| #define | MODEM_ANTRR0_PC1 SILABS_DBUS_MODEM_ANTRR0(0x2, 0x1) |
| |
| #define | MODEM_ANTRR0_PC2 SILABS_DBUS_MODEM_ANTRR0(0x2, 0x2) |
| |
| #define | MODEM_ANTRR0_PC3 SILABS_DBUS_MODEM_ANTRR0(0x2, 0x3) |
| |
| #define | MODEM_ANTRR0_PC4 SILABS_DBUS_MODEM_ANTRR0(0x2, 0x4) |
| |
| #define | MODEM_ANTRR0_PC5 SILABS_DBUS_MODEM_ANTRR0(0x2, 0x5) |
| |
| #define | MODEM_ANTRR0_PC6 SILABS_DBUS_MODEM_ANTRR0(0x2, 0x6) |
| |
| #define | MODEM_ANTRR0_PC7 SILABS_DBUS_MODEM_ANTRR0(0x2, 0x7) |
| |
| #define | MODEM_ANTRR0_PD0 SILABS_DBUS_MODEM_ANTRR0(0x3, 0x0) |
| |
| #define | MODEM_ANTRR0_PD1 SILABS_DBUS_MODEM_ANTRR0(0x3, 0x1) |
| |
| #define | MODEM_ANTRR0_PD2 SILABS_DBUS_MODEM_ANTRR0(0x3, 0x2) |
| |
| #define | MODEM_ANTRR0_PD3 SILABS_DBUS_MODEM_ANTRR0(0x3, 0x3) |
| |
| #define | MODEM_ANTRR1_PC0 SILABS_DBUS_MODEM_ANTRR1(0x2, 0x0) |
| |
| #define | MODEM_ANTRR1_PC1 SILABS_DBUS_MODEM_ANTRR1(0x2, 0x1) |
| |
| #define | MODEM_ANTRR1_PC2 SILABS_DBUS_MODEM_ANTRR1(0x2, 0x2) |
| |
| #define | MODEM_ANTRR1_PC3 SILABS_DBUS_MODEM_ANTRR1(0x2, 0x3) |
| |
| #define | MODEM_ANTRR1_PC4 SILABS_DBUS_MODEM_ANTRR1(0x2, 0x4) |
| |
| #define | MODEM_ANTRR1_PC5 SILABS_DBUS_MODEM_ANTRR1(0x2, 0x5) |
| |
| #define | MODEM_ANTRR1_PC6 SILABS_DBUS_MODEM_ANTRR1(0x2, 0x6) |
| |
| #define | MODEM_ANTRR1_PC7 SILABS_DBUS_MODEM_ANTRR1(0x2, 0x7) |
| |
| #define | MODEM_ANTRR1_PD0 SILABS_DBUS_MODEM_ANTRR1(0x3, 0x0) |
| |
| #define | MODEM_ANTRR1_PD1 SILABS_DBUS_MODEM_ANTRR1(0x3, 0x1) |
| |
| #define | MODEM_ANTRR1_PD2 SILABS_DBUS_MODEM_ANTRR1(0x3, 0x2) |
| |
| #define | MODEM_ANTRR1_PD3 SILABS_DBUS_MODEM_ANTRR1(0x3, 0x3) |
| |
| #define | MODEM_ANTRR2_PC0 SILABS_DBUS_MODEM_ANTRR2(0x2, 0x0) |
| |
| #define | MODEM_ANTRR2_PC1 SILABS_DBUS_MODEM_ANTRR2(0x2, 0x1) |
| |
| #define | MODEM_ANTRR2_PC2 SILABS_DBUS_MODEM_ANTRR2(0x2, 0x2) |
| |
| #define | MODEM_ANTRR2_PC3 SILABS_DBUS_MODEM_ANTRR2(0x2, 0x3) |
| |
| #define | MODEM_ANTRR2_PC4 SILABS_DBUS_MODEM_ANTRR2(0x2, 0x4) |
| |
| #define | MODEM_ANTRR2_PC5 SILABS_DBUS_MODEM_ANTRR2(0x2, 0x5) |
| |
| #define | MODEM_ANTRR2_PC6 SILABS_DBUS_MODEM_ANTRR2(0x2, 0x6) |
| |
| #define | MODEM_ANTRR2_PC7 SILABS_DBUS_MODEM_ANTRR2(0x2, 0x7) |
| |
| #define | MODEM_ANTRR2_PD0 SILABS_DBUS_MODEM_ANTRR2(0x3, 0x0) |
| |
| #define | MODEM_ANTRR2_PD1 SILABS_DBUS_MODEM_ANTRR2(0x3, 0x1) |
| |
| #define | MODEM_ANTRR2_PD2 SILABS_DBUS_MODEM_ANTRR2(0x3, 0x2) |
| |
| #define | MODEM_ANTRR2_PD3 SILABS_DBUS_MODEM_ANTRR2(0x3, 0x3) |
| |
| #define | MODEM_ANTRR3_PC0 SILABS_DBUS_MODEM_ANTRR3(0x2, 0x0) |
| |
| #define | MODEM_ANTRR3_PC1 SILABS_DBUS_MODEM_ANTRR3(0x2, 0x1) |
| |
| #define | MODEM_ANTRR3_PC2 SILABS_DBUS_MODEM_ANTRR3(0x2, 0x2) |
| |
| #define | MODEM_ANTRR3_PC3 SILABS_DBUS_MODEM_ANTRR3(0x2, 0x3) |
| |
| #define | MODEM_ANTRR3_PC4 SILABS_DBUS_MODEM_ANTRR3(0x2, 0x4) |
| |
| #define | MODEM_ANTRR3_PC5 SILABS_DBUS_MODEM_ANTRR3(0x2, 0x5) |
| |
| #define | MODEM_ANTRR3_PC6 SILABS_DBUS_MODEM_ANTRR3(0x2, 0x6) |
| |
| #define | MODEM_ANTRR3_PC7 SILABS_DBUS_MODEM_ANTRR3(0x2, 0x7) |
| |
| #define | MODEM_ANTRR3_PD0 SILABS_DBUS_MODEM_ANTRR3(0x3, 0x0) |
| |
| #define | MODEM_ANTRR3_PD1 SILABS_DBUS_MODEM_ANTRR3(0x3, 0x1) |
| |
| #define | MODEM_ANTRR3_PD2 SILABS_DBUS_MODEM_ANTRR3(0x3, 0x2) |
| |
| #define | MODEM_ANTRR3_PD3 SILABS_DBUS_MODEM_ANTRR3(0x3, 0x3) |
| |
| #define | MODEM_ANTRR4_PC0 SILABS_DBUS_MODEM_ANTRR4(0x2, 0x0) |
| |
| #define | MODEM_ANTRR4_PC1 SILABS_DBUS_MODEM_ANTRR4(0x2, 0x1) |
| |
| #define | MODEM_ANTRR4_PC2 SILABS_DBUS_MODEM_ANTRR4(0x2, 0x2) |
| |
| #define | MODEM_ANTRR4_PC3 SILABS_DBUS_MODEM_ANTRR4(0x2, 0x3) |
| |
| #define | MODEM_ANTRR4_PC4 SILABS_DBUS_MODEM_ANTRR4(0x2, 0x4) |
| |
| #define | MODEM_ANTRR4_PC5 SILABS_DBUS_MODEM_ANTRR4(0x2, 0x5) |
| |
| #define | MODEM_ANTRR4_PC6 SILABS_DBUS_MODEM_ANTRR4(0x2, 0x6) |
| |
| #define | MODEM_ANTRR4_PC7 SILABS_DBUS_MODEM_ANTRR4(0x2, 0x7) |
| |
| #define | MODEM_ANTRR4_PD0 SILABS_DBUS_MODEM_ANTRR4(0x3, 0x0) |
| |
| #define | MODEM_ANTRR4_PD1 SILABS_DBUS_MODEM_ANTRR4(0x3, 0x1) |
| |
| #define | MODEM_ANTRR4_PD2 SILABS_DBUS_MODEM_ANTRR4(0x3, 0x2) |
| |
| #define | MODEM_ANTRR4_PD3 SILABS_DBUS_MODEM_ANTRR4(0x3, 0x3) |
| |
| #define | MODEM_ANTRR5_PC0 SILABS_DBUS_MODEM_ANTRR5(0x2, 0x0) |
| |
| #define | MODEM_ANTRR5_PC1 SILABS_DBUS_MODEM_ANTRR5(0x2, 0x1) |
| |
| #define | MODEM_ANTRR5_PC2 SILABS_DBUS_MODEM_ANTRR5(0x2, 0x2) |
| |
| #define | MODEM_ANTRR5_PC3 SILABS_DBUS_MODEM_ANTRR5(0x2, 0x3) |
| |
| #define | MODEM_ANTRR5_PC4 SILABS_DBUS_MODEM_ANTRR5(0x2, 0x4) |
| |
| #define | MODEM_ANTRR5_PC5 SILABS_DBUS_MODEM_ANTRR5(0x2, 0x5) |
| |
| #define | MODEM_ANTRR5_PC6 SILABS_DBUS_MODEM_ANTRR5(0x2, 0x6) |
| |
| #define | MODEM_ANTRR5_PC7 SILABS_DBUS_MODEM_ANTRR5(0x2, 0x7) |
| |
| #define | MODEM_ANTRR5_PD0 SILABS_DBUS_MODEM_ANTRR5(0x3, 0x0) |
| |
| #define | MODEM_ANTRR5_PD1 SILABS_DBUS_MODEM_ANTRR5(0x3, 0x1) |
| |
| #define | MODEM_ANTRR5_PD2 SILABS_DBUS_MODEM_ANTRR5(0x3, 0x2) |
| |
| #define | MODEM_ANTRR5_PD3 SILABS_DBUS_MODEM_ANTRR5(0x3, 0x3) |
| |
| #define | MODEM_ANTSWEN_PC0 SILABS_DBUS_MODEM_ANTSWEN(0x2, 0x0) |
| |
| #define | MODEM_ANTSWEN_PC1 SILABS_DBUS_MODEM_ANTSWEN(0x2, 0x1) |
| |
| #define | MODEM_ANTSWEN_PC2 SILABS_DBUS_MODEM_ANTSWEN(0x2, 0x2) |
| |
| #define | MODEM_ANTSWEN_PC3 SILABS_DBUS_MODEM_ANTSWEN(0x2, 0x3) |
| |
| #define | MODEM_ANTSWEN_PC4 SILABS_DBUS_MODEM_ANTSWEN(0x2, 0x4) |
| |
| #define | MODEM_ANTSWEN_PC5 SILABS_DBUS_MODEM_ANTSWEN(0x2, 0x5) |
| |
| #define | MODEM_ANTSWEN_PC6 SILABS_DBUS_MODEM_ANTSWEN(0x2, 0x6) |
| |
| #define | MODEM_ANTSWEN_PC7 SILABS_DBUS_MODEM_ANTSWEN(0x2, 0x7) |
| |
| #define | MODEM_ANTSWEN_PD0 SILABS_DBUS_MODEM_ANTSWEN(0x3, 0x0) |
| |
| #define | MODEM_ANTSWEN_PD1 SILABS_DBUS_MODEM_ANTSWEN(0x3, 0x1) |
| |
| #define | MODEM_ANTSWEN_PD2 SILABS_DBUS_MODEM_ANTSWEN(0x3, 0x2) |
| |
| #define | MODEM_ANTSWEN_PD3 SILABS_DBUS_MODEM_ANTSWEN(0x3, 0x3) |
| |
| #define | MODEM_ANTSWUS_PC0 SILABS_DBUS_MODEM_ANTSWUS(0x2, 0x0) |
| |
| #define | MODEM_ANTSWUS_PC1 SILABS_DBUS_MODEM_ANTSWUS(0x2, 0x1) |
| |
| #define | MODEM_ANTSWUS_PC2 SILABS_DBUS_MODEM_ANTSWUS(0x2, 0x2) |
| |
| #define | MODEM_ANTSWUS_PC3 SILABS_DBUS_MODEM_ANTSWUS(0x2, 0x3) |
| |
| #define | MODEM_ANTSWUS_PC4 SILABS_DBUS_MODEM_ANTSWUS(0x2, 0x4) |
| |
| #define | MODEM_ANTSWUS_PC5 SILABS_DBUS_MODEM_ANTSWUS(0x2, 0x5) |
| |
| #define | MODEM_ANTSWUS_PC6 SILABS_DBUS_MODEM_ANTSWUS(0x2, 0x6) |
| |
| #define | MODEM_ANTSWUS_PC7 SILABS_DBUS_MODEM_ANTSWUS(0x2, 0x7) |
| |
| #define | MODEM_ANTSWUS_PD0 SILABS_DBUS_MODEM_ANTSWUS(0x3, 0x0) |
| |
| #define | MODEM_ANTSWUS_PD1 SILABS_DBUS_MODEM_ANTSWUS(0x3, 0x1) |
| |
| #define | MODEM_ANTSWUS_PD2 SILABS_DBUS_MODEM_ANTSWUS(0x3, 0x2) |
| |
| #define | MODEM_ANTSWUS_PD3 SILABS_DBUS_MODEM_ANTSWUS(0x3, 0x3) |
| |
| #define | MODEM_ANTTRIG_PC0 SILABS_DBUS_MODEM_ANTTRIG(0x2, 0x0) |
| |
| #define | MODEM_ANTTRIG_PC1 SILABS_DBUS_MODEM_ANTTRIG(0x2, 0x1) |
| |
| #define | MODEM_ANTTRIG_PC2 SILABS_DBUS_MODEM_ANTTRIG(0x2, 0x2) |
| |
| #define | MODEM_ANTTRIG_PC3 SILABS_DBUS_MODEM_ANTTRIG(0x2, 0x3) |
| |
| #define | MODEM_ANTTRIG_PC4 SILABS_DBUS_MODEM_ANTTRIG(0x2, 0x4) |
| |
| #define | MODEM_ANTTRIG_PC5 SILABS_DBUS_MODEM_ANTTRIG(0x2, 0x5) |
| |
| #define | MODEM_ANTTRIG_PC6 SILABS_DBUS_MODEM_ANTTRIG(0x2, 0x6) |
| |
| #define | MODEM_ANTTRIG_PC7 SILABS_DBUS_MODEM_ANTTRIG(0x2, 0x7) |
| |
| #define | MODEM_ANTTRIG_PD0 SILABS_DBUS_MODEM_ANTTRIG(0x3, 0x0) |
| |
| #define | MODEM_ANTTRIG_PD1 SILABS_DBUS_MODEM_ANTTRIG(0x3, 0x1) |
| |
| #define | MODEM_ANTTRIG_PD2 SILABS_DBUS_MODEM_ANTTRIG(0x3, 0x2) |
| |
| #define | MODEM_ANTTRIG_PD3 SILABS_DBUS_MODEM_ANTTRIG(0x3, 0x3) |
| |
| #define | MODEM_ANTTRIGSTOP_PC0 SILABS_DBUS_MODEM_ANTTRIGSTOP(0x2, 0x0) |
| |
| #define | MODEM_ANTTRIGSTOP_PC1 SILABS_DBUS_MODEM_ANTTRIGSTOP(0x2, 0x1) |
| |
| #define | MODEM_ANTTRIGSTOP_PC2 SILABS_DBUS_MODEM_ANTTRIGSTOP(0x2, 0x2) |
| |
| #define | MODEM_ANTTRIGSTOP_PC3 SILABS_DBUS_MODEM_ANTTRIGSTOP(0x2, 0x3) |
| |
| #define | MODEM_ANTTRIGSTOP_PC4 SILABS_DBUS_MODEM_ANTTRIGSTOP(0x2, 0x4) |
| |
| #define | MODEM_ANTTRIGSTOP_PC5 SILABS_DBUS_MODEM_ANTTRIGSTOP(0x2, 0x5) |
| |
| #define | MODEM_ANTTRIGSTOP_PC6 SILABS_DBUS_MODEM_ANTTRIGSTOP(0x2, 0x6) |
| |
| #define | MODEM_ANTTRIGSTOP_PC7 SILABS_DBUS_MODEM_ANTTRIGSTOP(0x2, 0x7) |
| |
| #define | MODEM_ANTTRIGSTOP_PD0 SILABS_DBUS_MODEM_ANTTRIGSTOP(0x3, 0x0) |
| |
| #define | MODEM_ANTTRIGSTOP_PD1 SILABS_DBUS_MODEM_ANTTRIGSTOP(0x3, 0x1) |
| |
| #define | MODEM_ANTTRIGSTOP_PD2 SILABS_DBUS_MODEM_ANTTRIGSTOP(0x3, 0x2) |
| |
| #define | MODEM_ANTTRIGSTOP_PD3 SILABS_DBUS_MODEM_ANTTRIGSTOP(0x3, 0x3) |
| |
| #define | MODEM_DCLK_PA0 SILABS_DBUS_MODEM_DCLK(0x0, 0x0) |
| |
| #define | MODEM_DCLK_PA1 SILABS_DBUS_MODEM_DCLK(0x0, 0x1) |
| |
| #define | MODEM_DCLK_PA2 SILABS_DBUS_MODEM_DCLK(0x0, 0x2) |
| |
| #define | MODEM_DCLK_PA3 SILABS_DBUS_MODEM_DCLK(0x0, 0x3) |
| |
| #define | MODEM_DCLK_PA4 SILABS_DBUS_MODEM_DCLK(0x0, 0x4) |
| |
| #define | MODEM_DCLK_PA5 SILABS_DBUS_MODEM_DCLK(0x0, 0x5) |
| |
| #define | MODEM_DCLK_PA6 SILABS_DBUS_MODEM_DCLK(0x0, 0x6) |
| |
| #define | MODEM_DCLK_PA7 SILABS_DBUS_MODEM_DCLK(0x0, 0x7) |
| |
| #define | MODEM_DCLK_PA8 SILABS_DBUS_MODEM_DCLK(0x0, 0x8) |
| |
| #define | MODEM_DCLK_PB0 SILABS_DBUS_MODEM_DCLK(0x1, 0x0) |
| |
| #define | MODEM_DCLK_PB1 SILABS_DBUS_MODEM_DCLK(0x1, 0x1) |
| |
| #define | MODEM_DCLK_PB2 SILABS_DBUS_MODEM_DCLK(0x1, 0x2) |
| |
| #define | MODEM_DCLK_PB3 SILABS_DBUS_MODEM_DCLK(0x1, 0x3) |
| |
| #define | MODEM_DCLK_PB4 SILABS_DBUS_MODEM_DCLK(0x1, 0x4) |
| |
| #define | MODEM_DOUT_PA0 SILABS_DBUS_MODEM_DOUT(0x0, 0x0) |
| |
| #define | MODEM_DOUT_PA1 SILABS_DBUS_MODEM_DOUT(0x0, 0x1) |
| |
| #define | MODEM_DOUT_PA2 SILABS_DBUS_MODEM_DOUT(0x0, 0x2) |
| |
| #define | MODEM_DOUT_PA3 SILABS_DBUS_MODEM_DOUT(0x0, 0x3) |
| |
| #define | MODEM_DOUT_PA4 SILABS_DBUS_MODEM_DOUT(0x0, 0x4) |
| |
| #define | MODEM_DOUT_PA5 SILABS_DBUS_MODEM_DOUT(0x0, 0x5) |
| |
| #define | MODEM_DOUT_PA6 SILABS_DBUS_MODEM_DOUT(0x0, 0x6) |
| |
| #define | MODEM_DOUT_PA7 SILABS_DBUS_MODEM_DOUT(0x0, 0x7) |
| |
| #define | MODEM_DOUT_PA8 SILABS_DBUS_MODEM_DOUT(0x0, 0x8) |
| |
| #define | MODEM_DOUT_PB0 SILABS_DBUS_MODEM_DOUT(0x1, 0x0) |
| |
| #define | MODEM_DOUT_PB1 SILABS_DBUS_MODEM_DOUT(0x1, 0x1) |
| |
| #define | MODEM_DOUT_PB2 SILABS_DBUS_MODEM_DOUT(0x1, 0x2) |
| |
| #define | MODEM_DOUT_PB3 SILABS_DBUS_MODEM_DOUT(0x1, 0x3) |
| |
| #define | MODEM_DOUT_PB4 SILABS_DBUS_MODEM_DOUT(0x1, 0x4) |
| |
| #define | MODEM_DIN_PA0 SILABS_DBUS_MODEM_DIN(0x0, 0x0) |
| |
| #define | MODEM_DIN_PA1 SILABS_DBUS_MODEM_DIN(0x0, 0x1) |
| |
| #define | MODEM_DIN_PA2 SILABS_DBUS_MODEM_DIN(0x0, 0x2) |
| |
| #define | MODEM_DIN_PA3 SILABS_DBUS_MODEM_DIN(0x0, 0x3) |
| |
| #define | MODEM_DIN_PA4 SILABS_DBUS_MODEM_DIN(0x0, 0x4) |
| |
| #define | MODEM_DIN_PA5 SILABS_DBUS_MODEM_DIN(0x0, 0x5) |
| |
| #define | MODEM_DIN_PA6 SILABS_DBUS_MODEM_DIN(0x0, 0x6) |
| |
| #define | MODEM_DIN_PA7 SILABS_DBUS_MODEM_DIN(0x0, 0x7) |
| |
| #define | MODEM_DIN_PA8 SILABS_DBUS_MODEM_DIN(0x0, 0x8) |
| |
| #define | MODEM_DIN_PB0 SILABS_DBUS_MODEM_DIN(0x1, 0x0) |
| |
| #define | MODEM_DIN_PB1 SILABS_DBUS_MODEM_DIN(0x1, 0x1) |
| |
| #define | MODEM_DIN_PB2 SILABS_DBUS_MODEM_DIN(0x1, 0x2) |
| |
| #define | MODEM_DIN_PB3 SILABS_DBUS_MODEM_DIN(0x1, 0x3) |
| |
| #define | MODEM_DIN_PB4 SILABS_DBUS_MODEM_DIN(0x1, 0x4) |
| |
| #define | PDM_CLK_PA0 SILABS_DBUS_PDM_CLK(0x0, 0x0) |
| |
| #define | PDM_CLK_PA1 SILABS_DBUS_PDM_CLK(0x0, 0x1) |
| |
| #define | PDM_CLK_PA2 SILABS_DBUS_PDM_CLK(0x0, 0x2) |
| |
| #define | PDM_CLK_PA3 SILABS_DBUS_PDM_CLK(0x0, 0x3) |
| |
| #define | PDM_CLK_PA4 SILABS_DBUS_PDM_CLK(0x0, 0x4) |
| |
| #define | PDM_CLK_PA5 SILABS_DBUS_PDM_CLK(0x0, 0x5) |
| |
| #define | PDM_CLK_PA6 SILABS_DBUS_PDM_CLK(0x0, 0x6) |
| |
| #define | PDM_CLK_PA7 SILABS_DBUS_PDM_CLK(0x0, 0x7) |
| |
| #define | PDM_CLK_PA8 SILABS_DBUS_PDM_CLK(0x0, 0x8) |
| |
| #define | PDM_CLK_PB0 SILABS_DBUS_PDM_CLK(0x1, 0x0) |
| |
| #define | PDM_CLK_PB1 SILABS_DBUS_PDM_CLK(0x1, 0x1) |
| |
| #define | PDM_CLK_PB2 SILABS_DBUS_PDM_CLK(0x1, 0x2) |
| |
| #define | PDM_CLK_PB3 SILABS_DBUS_PDM_CLK(0x1, 0x3) |
| |
| #define | PDM_CLK_PB4 SILABS_DBUS_PDM_CLK(0x1, 0x4) |
| |
| #define | PDM_CLK_PC0 SILABS_DBUS_PDM_CLK(0x2, 0x0) |
| |
| #define | PDM_CLK_PC1 SILABS_DBUS_PDM_CLK(0x2, 0x1) |
| |
| #define | PDM_CLK_PC2 SILABS_DBUS_PDM_CLK(0x2, 0x2) |
| |
| #define | PDM_CLK_PC3 SILABS_DBUS_PDM_CLK(0x2, 0x3) |
| |
| #define | PDM_CLK_PC4 SILABS_DBUS_PDM_CLK(0x2, 0x4) |
| |
| #define | PDM_CLK_PC5 SILABS_DBUS_PDM_CLK(0x2, 0x5) |
| |
| #define | PDM_CLK_PC6 SILABS_DBUS_PDM_CLK(0x2, 0x6) |
| |
| #define | PDM_CLK_PC7 SILABS_DBUS_PDM_CLK(0x2, 0x7) |
| |
| #define | PDM_CLK_PD0 SILABS_DBUS_PDM_CLK(0x3, 0x0) |
| |
| #define | PDM_CLK_PD1 SILABS_DBUS_PDM_CLK(0x3, 0x1) |
| |
| #define | PDM_CLK_PD2 SILABS_DBUS_PDM_CLK(0x3, 0x2) |
| |
| #define | PDM_CLK_PD3 SILABS_DBUS_PDM_CLK(0x3, 0x3) |
| |
| #define | PDM_DAT0_PA0 SILABS_DBUS_PDM_DAT0(0x0, 0x0) |
| |
| #define | PDM_DAT0_PA1 SILABS_DBUS_PDM_DAT0(0x0, 0x1) |
| |
| #define | PDM_DAT0_PA2 SILABS_DBUS_PDM_DAT0(0x0, 0x2) |
| |
| #define | PDM_DAT0_PA3 SILABS_DBUS_PDM_DAT0(0x0, 0x3) |
| |
| #define | PDM_DAT0_PA4 SILABS_DBUS_PDM_DAT0(0x0, 0x4) |
| |
| #define | PDM_DAT0_PA5 SILABS_DBUS_PDM_DAT0(0x0, 0x5) |
| |
| #define | PDM_DAT0_PA6 SILABS_DBUS_PDM_DAT0(0x0, 0x6) |
| |
| #define | PDM_DAT0_PA7 SILABS_DBUS_PDM_DAT0(0x0, 0x7) |
| |
| #define | PDM_DAT0_PA8 SILABS_DBUS_PDM_DAT0(0x0, 0x8) |
| |
| #define | PDM_DAT0_PB0 SILABS_DBUS_PDM_DAT0(0x1, 0x0) |
| |
| #define | PDM_DAT0_PB1 SILABS_DBUS_PDM_DAT0(0x1, 0x1) |
| |
| #define | PDM_DAT0_PB2 SILABS_DBUS_PDM_DAT0(0x1, 0x2) |
| |
| #define | PDM_DAT0_PB3 SILABS_DBUS_PDM_DAT0(0x1, 0x3) |
| |
| #define | PDM_DAT0_PB4 SILABS_DBUS_PDM_DAT0(0x1, 0x4) |
| |
| #define | PDM_DAT0_PC0 SILABS_DBUS_PDM_DAT0(0x2, 0x0) |
| |
| #define | PDM_DAT0_PC1 SILABS_DBUS_PDM_DAT0(0x2, 0x1) |
| |
| #define | PDM_DAT0_PC2 SILABS_DBUS_PDM_DAT0(0x2, 0x2) |
| |
| #define | PDM_DAT0_PC3 SILABS_DBUS_PDM_DAT0(0x2, 0x3) |
| |
| #define | PDM_DAT0_PC4 SILABS_DBUS_PDM_DAT0(0x2, 0x4) |
| |
| #define | PDM_DAT0_PC5 SILABS_DBUS_PDM_DAT0(0x2, 0x5) |
| |
| #define | PDM_DAT0_PC6 SILABS_DBUS_PDM_DAT0(0x2, 0x6) |
| |
| #define | PDM_DAT0_PC7 SILABS_DBUS_PDM_DAT0(0x2, 0x7) |
| |
| #define | PDM_DAT0_PD0 SILABS_DBUS_PDM_DAT0(0x3, 0x0) |
| |
| #define | PDM_DAT0_PD1 SILABS_DBUS_PDM_DAT0(0x3, 0x1) |
| |
| #define | PDM_DAT0_PD2 SILABS_DBUS_PDM_DAT0(0x3, 0x2) |
| |
| #define | PDM_DAT0_PD3 SILABS_DBUS_PDM_DAT0(0x3, 0x3) |
| |
| #define | PDM_DAT1_PA0 SILABS_DBUS_PDM_DAT1(0x0, 0x0) |
| |
| #define | PDM_DAT1_PA1 SILABS_DBUS_PDM_DAT1(0x0, 0x1) |
| |
| #define | PDM_DAT1_PA2 SILABS_DBUS_PDM_DAT1(0x0, 0x2) |
| |
| #define | PDM_DAT1_PA3 SILABS_DBUS_PDM_DAT1(0x0, 0x3) |
| |
| #define | PDM_DAT1_PA4 SILABS_DBUS_PDM_DAT1(0x0, 0x4) |
| |
| #define | PDM_DAT1_PA5 SILABS_DBUS_PDM_DAT1(0x0, 0x5) |
| |
| #define | PDM_DAT1_PA6 SILABS_DBUS_PDM_DAT1(0x0, 0x6) |
| |
| #define | PDM_DAT1_PA7 SILABS_DBUS_PDM_DAT1(0x0, 0x7) |
| |
| #define | PDM_DAT1_PA8 SILABS_DBUS_PDM_DAT1(0x0, 0x8) |
| |
| #define | PDM_DAT1_PB0 SILABS_DBUS_PDM_DAT1(0x1, 0x0) |
| |
| #define | PDM_DAT1_PB1 SILABS_DBUS_PDM_DAT1(0x1, 0x1) |
| |
| #define | PDM_DAT1_PB2 SILABS_DBUS_PDM_DAT1(0x1, 0x2) |
| |
| #define | PDM_DAT1_PB3 SILABS_DBUS_PDM_DAT1(0x1, 0x3) |
| |
| #define | PDM_DAT1_PB4 SILABS_DBUS_PDM_DAT1(0x1, 0x4) |
| |
| #define | PDM_DAT1_PC0 SILABS_DBUS_PDM_DAT1(0x2, 0x0) |
| |
| #define | PDM_DAT1_PC1 SILABS_DBUS_PDM_DAT1(0x2, 0x1) |
| |
| #define | PDM_DAT1_PC2 SILABS_DBUS_PDM_DAT1(0x2, 0x2) |
| |
| #define | PDM_DAT1_PC3 SILABS_DBUS_PDM_DAT1(0x2, 0x3) |
| |
| #define | PDM_DAT1_PC4 SILABS_DBUS_PDM_DAT1(0x2, 0x4) |
| |
| #define | PDM_DAT1_PC5 SILABS_DBUS_PDM_DAT1(0x2, 0x5) |
| |
| #define | PDM_DAT1_PC6 SILABS_DBUS_PDM_DAT1(0x2, 0x6) |
| |
| #define | PDM_DAT1_PC7 SILABS_DBUS_PDM_DAT1(0x2, 0x7) |
| |
| #define | PDM_DAT1_PD0 SILABS_DBUS_PDM_DAT1(0x3, 0x0) |
| |
| #define | PDM_DAT1_PD1 SILABS_DBUS_PDM_DAT1(0x3, 0x1) |
| |
| #define | PDM_DAT1_PD2 SILABS_DBUS_PDM_DAT1(0x3, 0x2) |
| |
| #define | PDM_DAT1_PD3 SILABS_DBUS_PDM_DAT1(0x3, 0x3) |
| |
| #define | PRS0_ASYNCH0_PA0 SILABS_DBUS_PRS0_ASYNCH0(0x0, 0x0) |
| |
| #define | PRS0_ASYNCH0_PA1 SILABS_DBUS_PRS0_ASYNCH0(0x0, 0x1) |
| |
| #define | PRS0_ASYNCH0_PA2 SILABS_DBUS_PRS0_ASYNCH0(0x0, 0x2) |
| |
| #define | PRS0_ASYNCH0_PA3 SILABS_DBUS_PRS0_ASYNCH0(0x0, 0x3) |
| |
| #define | PRS0_ASYNCH0_PA4 SILABS_DBUS_PRS0_ASYNCH0(0x0, 0x4) |
| |
| #define | PRS0_ASYNCH0_PA5 SILABS_DBUS_PRS0_ASYNCH0(0x0, 0x5) |
| |
| #define | PRS0_ASYNCH0_PA6 SILABS_DBUS_PRS0_ASYNCH0(0x0, 0x6) |
| |
| #define | PRS0_ASYNCH0_PA7 SILABS_DBUS_PRS0_ASYNCH0(0x0, 0x7) |
| |
| #define | PRS0_ASYNCH0_PA8 SILABS_DBUS_PRS0_ASYNCH0(0x0, 0x8) |
| |
| #define | PRS0_ASYNCH0_PB0 SILABS_DBUS_PRS0_ASYNCH0(0x1, 0x0) |
| |
| #define | PRS0_ASYNCH0_PB1 SILABS_DBUS_PRS0_ASYNCH0(0x1, 0x1) |
| |
| #define | PRS0_ASYNCH0_PB2 SILABS_DBUS_PRS0_ASYNCH0(0x1, 0x2) |
| |
| #define | PRS0_ASYNCH0_PB3 SILABS_DBUS_PRS0_ASYNCH0(0x1, 0x3) |
| |
| #define | PRS0_ASYNCH0_PB4 SILABS_DBUS_PRS0_ASYNCH0(0x1, 0x4) |
| |
| #define | PRS0_ASYNCH1_PA0 SILABS_DBUS_PRS0_ASYNCH1(0x0, 0x0) |
| |
| #define | PRS0_ASYNCH1_PA1 SILABS_DBUS_PRS0_ASYNCH1(0x0, 0x1) |
| |
| #define | PRS0_ASYNCH1_PA2 SILABS_DBUS_PRS0_ASYNCH1(0x0, 0x2) |
| |
| #define | PRS0_ASYNCH1_PA3 SILABS_DBUS_PRS0_ASYNCH1(0x0, 0x3) |
| |
| #define | PRS0_ASYNCH1_PA4 SILABS_DBUS_PRS0_ASYNCH1(0x0, 0x4) |
| |
| #define | PRS0_ASYNCH1_PA5 SILABS_DBUS_PRS0_ASYNCH1(0x0, 0x5) |
| |
| #define | PRS0_ASYNCH1_PA6 SILABS_DBUS_PRS0_ASYNCH1(0x0, 0x6) |
| |
| #define | PRS0_ASYNCH1_PA7 SILABS_DBUS_PRS0_ASYNCH1(0x0, 0x7) |
| |
| #define | PRS0_ASYNCH1_PA8 SILABS_DBUS_PRS0_ASYNCH1(0x0, 0x8) |
| |
| #define | PRS0_ASYNCH1_PB0 SILABS_DBUS_PRS0_ASYNCH1(0x1, 0x0) |
| |
| #define | PRS0_ASYNCH1_PB1 SILABS_DBUS_PRS0_ASYNCH1(0x1, 0x1) |
| |
| #define | PRS0_ASYNCH1_PB2 SILABS_DBUS_PRS0_ASYNCH1(0x1, 0x2) |
| |
| #define | PRS0_ASYNCH1_PB3 SILABS_DBUS_PRS0_ASYNCH1(0x1, 0x3) |
| |
| #define | PRS0_ASYNCH1_PB4 SILABS_DBUS_PRS0_ASYNCH1(0x1, 0x4) |
| |
| #define | PRS0_ASYNCH2_PA0 SILABS_DBUS_PRS0_ASYNCH2(0x0, 0x0) |
| |
| #define | PRS0_ASYNCH2_PA1 SILABS_DBUS_PRS0_ASYNCH2(0x0, 0x1) |
| |
| #define | PRS0_ASYNCH2_PA2 SILABS_DBUS_PRS0_ASYNCH2(0x0, 0x2) |
| |
| #define | PRS0_ASYNCH2_PA3 SILABS_DBUS_PRS0_ASYNCH2(0x0, 0x3) |
| |
| #define | PRS0_ASYNCH2_PA4 SILABS_DBUS_PRS0_ASYNCH2(0x0, 0x4) |
| |
| #define | PRS0_ASYNCH2_PA5 SILABS_DBUS_PRS0_ASYNCH2(0x0, 0x5) |
| |
| #define | PRS0_ASYNCH2_PA6 SILABS_DBUS_PRS0_ASYNCH2(0x0, 0x6) |
| |
| #define | PRS0_ASYNCH2_PA7 SILABS_DBUS_PRS0_ASYNCH2(0x0, 0x7) |
| |
| #define | PRS0_ASYNCH2_PA8 SILABS_DBUS_PRS0_ASYNCH2(0x0, 0x8) |
| |
| #define | PRS0_ASYNCH2_PB0 SILABS_DBUS_PRS0_ASYNCH2(0x1, 0x0) |
| |
| #define | PRS0_ASYNCH2_PB1 SILABS_DBUS_PRS0_ASYNCH2(0x1, 0x1) |
| |
| #define | PRS0_ASYNCH2_PB2 SILABS_DBUS_PRS0_ASYNCH2(0x1, 0x2) |
| |
| #define | PRS0_ASYNCH2_PB3 SILABS_DBUS_PRS0_ASYNCH2(0x1, 0x3) |
| |
| #define | PRS0_ASYNCH2_PB4 SILABS_DBUS_PRS0_ASYNCH2(0x1, 0x4) |
| |
| #define | PRS0_ASYNCH3_PA0 SILABS_DBUS_PRS0_ASYNCH3(0x0, 0x0) |
| |
| #define | PRS0_ASYNCH3_PA1 SILABS_DBUS_PRS0_ASYNCH3(0x0, 0x1) |
| |
| #define | PRS0_ASYNCH3_PA2 SILABS_DBUS_PRS0_ASYNCH3(0x0, 0x2) |
| |
| #define | PRS0_ASYNCH3_PA3 SILABS_DBUS_PRS0_ASYNCH3(0x0, 0x3) |
| |
| #define | PRS0_ASYNCH3_PA4 SILABS_DBUS_PRS0_ASYNCH3(0x0, 0x4) |
| |
| #define | PRS0_ASYNCH3_PA5 SILABS_DBUS_PRS0_ASYNCH3(0x0, 0x5) |
| |
| #define | PRS0_ASYNCH3_PA6 SILABS_DBUS_PRS0_ASYNCH3(0x0, 0x6) |
| |
| #define | PRS0_ASYNCH3_PA7 SILABS_DBUS_PRS0_ASYNCH3(0x0, 0x7) |
| |
| #define | PRS0_ASYNCH3_PA8 SILABS_DBUS_PRS0_ASYNCH3(0x0, 0x8) |
| |
| #define | PRS0_ASYNCH3_PB0 SILABS_DBUS_PRS0_ASYNCH3(0x1, 0x0) |
| |
| #define | PRS0_ASYNCH3_PB1 SILABS_DBUS_PRS0_ASYNCH3(0x1, 0x1) |
| |
| #define | PRS0_ASYNCH3_PB2 SILABS_DBUS_PRS0_ASYNCH3(0x1, 0x2) |
| |
| #define | PRS0_ASYNCH3_PB3 SILABS_DBUS_PRS0_ASYNCH3(0x1, 0x3) |
| |
| #define | PRS0_ASYNCH3_PB4 SILABS_DBUS_PRS0_ASYNCH3(0x1, 0x4) |
| |
| #define | PRS0_ASYNCH4_PA0 SILABS_DBUS_PRS0_ASYNCH4(0x0, 0x0) |
| |
| #define | PRS0_ASYNCH4_PA1 SILABS_DBUS_PRS0_ASYNCH4(0x0, 0x1) |
| |
| #define | PRS0_ASYNCH4_PA2 SILABS_DBUS_PRS0_ASYNCH4(0x0, 0x2) |
| |
| #define | PRS0_ASYNCH4_PA3 SILABS_DBUS_PRS0_ASYNCH4(0x0, 0x3) |
| |
| #define | PRS0_ASYNCH4_PA4 SILABS_DBUS_PRS0_ASYNCH4(0x0, 0x4) |
| |
| #define | PRS0_ASYNCH4_PA5 SILABS_DBUS_PRS0_ASYNCH4(0x0, 0x5) |
| |
| #define | PRS0_ASYNCH4_PA6 SILABS_DBUS_PRS0_ASYNCH4(0x0, 0x6) |
| |
| #define | PRS0_ASYNCH4_PA7 SILABS_DBUS_PRS0_ASYNCH4(0x0, 0x7) |
| |
| #define | PRS0_ASYNCH4_PA8 SILABS_DBUS_PRS0_ASYNCH4(0x0, 0x8) |
| |
| #define | PRS0_ASYNCH4_PB0 SILABS_DBUS_PRS0_ASYNCH4(0x1, 0x0) |
| |
| #define | PRS0_ASYNCH4_PB1 SILABS_DBUS_PRS0_ASYNCH4(0x1, 0x1) |
| |
| #define | PRS0_ASYNCH4_PB2 SILABS_DBUS_PRS0_ASYNCH4(0x1, 0x2) |
| |
| #define | PRS0_ASYNCH4_PB3 SILABS_DBUS_PRS0_ASYNCH4(0x1, 0x3) |
| |
| #define | PRS0_ASYNCH4_PB4 SILABS_DBUS_PRS0_ASYNCH4(0x1, 0x4) |
| |
| #define | PRS0_ASYNCH5_PA0 SILABS_DBUS_PRS0_ASYNCH5(0x0, 0x0) |
| |
| #define | PRS0_ASYNCH5_PA1 SILABS_DBUS_PRS0_ASYNCH5(0x0, 0x1) |
| |
| #define | PRS0_ASYNCH5_PA2 SILABS_DBUS_PRS0_ASYNCH5(0x0, 0x2) |
| |
| #define | PRS0_ASYNCH5_PA3 SILABS_DBUS_PRS0_ASYNCH5(0x0, 0x3) |
| |
| #define | PRS0_ASYNCH5_PA4 SILABS_DBUS_PRS0_ASYNCH5(0x0, 0x4) |
| |
| #define | PRS0_ASYNCH5_PA5 SILABS_DBUS_PRS0_ASYNCH5(0x0, 0x5) |
| |
| #define | PRS0_ASYNCH5_PA6 SILABS_DBUS_PRS0_ASYNCH5(0x0, 0x6) |
| |
| #define | PRS0_ASYNCH5_PA7 SILABS_DBUS_PRS0_ASYNCH5(0x0, 0x7) |
| |
| #define | PRS0_ASYNCH5_PA8 SILABS_DBUS_PRS0_ASYNCH5(0x0, 0x8) |
| |
| #define | PRS0_ASYNCH5_PB0 SILABS_DBUS_PRS0_ASYNCH5(0x1, 0x0) |
| |
| #define | PRS0_ASYNCH5_PB1 SILABS_DBUS_PRS0_ASYNCH5(0x1, 0x1) |
| |
| #define | PRS0_ASYNCH5_PB2 SILABS_DBUS_PRS0_ASYNCH5(0x1, 0x2) |
| |
| #define | PRS0_ASYNCH5_PB3 SILABS_DBUS_PRS0_ASYNCH5(0x1, 0x3) |
| |
| #define | PRS0_ASYNCH5_PB4 SILABS_DBUS_PRS0_ASYNCH5(0x1, 0x4) |
| |
| #define | PRS0_ASYNCH6_PC0 SILABS_DBUS_PRS0_ASYNCH6(0x2, 0x0) |
| |
| #define | PRS0_ASYNCH6_PC1 SILABS_DBUS_PRS0_ASYNCH6(0x2, 0x1) |
| |
| #define | PRS0_ASYNCH6_PC2 SILABS_DBUS_PRS0_ASYNCH6(0x2, 0x2) |
| |
| #define | PRS0_ASYNCH6_PC3 SILABS_DBUS_PRS0_ASYNCH6(0x2, 0x3) |
| |
| #define | PRS0_ASYNCH6_PC4 SILABS_DBUS_PRS0_ASYNCH6(0x2, 0x4) |
| |
| #define | PRS0_ASYNCH6_PC5 SILABS_DBUS_PRS0_ASYNCH6(0x2, 0x5) |
| |
| #define | PRS0_ASYNCH6_PC6 SILABS_DBUS_PRS0_ASYNCH6(0x2, 0x6) |
| |
| #define | PRS0_ASYNCH6_PC7 SILABS_DBUS_PRS0_ASYNCH6(0x2, 0x7) |
| |
| #define | PRS0_ASYNCH6_PD0 SILABS_DBUS_PRS0_ASYNCH6(0x3, 0x0) |
| |
| #define | PRS0_ASYNCH6_PD1 SILABS_DBUS_PRS0_ASYNCH6(0x3, 0x1) |
| |
| #define | PRS0_ASYNCH6_PD2 SILABS_DBUS_PRS0_ASYNCH6(0x3, 0x2) |
| |
| #define | PRS0_ASYNCH6_PD3 SILABS_DBUS_PRS0_ASYNCH6(0x3, 0x3) |
| |
| #define | PRS0_ASYNCH7_PC0 SILABS_DBUS_PRS0_ASYNCH7(0x2, 0x0) |
| |
| #define | PRS0_ASYNCH7_PC1 SILABS_DBUS_PRS0_ASYNCH7(0x2, 0x1) |
| |
| #define | PRS0_ASYNCH7_PC2 SILABS_DBUS_PRS0_ASYNCH7(0x2, 0x2) |
| |
| #define | PRS0_ASYNCH7_PC3 SILABS_DBUS_PRS0_ASYNCH7(0x2, 0x3) |
| |
| #define | PRS0_ASYNCH7_PC4 SILABS_DBUS_PRS0_ASYNCH7(0x2, 0x4) |
| |
| #define | PRS0_ASYNCH7_PC5 SILABS_DBUS_PRS0_ASYNCH7(0x2, 0x5) |
| |
| #define | PRS0_ASYNCH7_PC6 SILABS_DBUS_PRS0_ASYNCH7(0x2, 0x6) |
| |
| #define | PRS0_ASYNCH7_PC7 SILABS_DBUS_PRS0_ASYNCH7(0x2, 0x7) |
| |
| #define | PRS0_ASYNCH7_PD0 SILABS_DBUS_PRS0_ASYNCH7(0x3, 0x0) |
| |
| #define | PRS0_ASYNCH7_PD1 SILABS_DBUS_PRS0_ASYNCH7(0x3, 0x1) |
| |
| #define | PRS0_ASYNCH7_PD2 SILABS_DBUS_PRS0_ASYNCH7(0x3, 0x2) |
| |
| #define | PRS0_ASYNCH7_PD3 SILABS_DBUS_PRS0_ASYNCH7(0x3, 0x3) |
| |
| #define | PRS0_ASYNCH8_PC0 SILABS_DBUS_PRS0_ASYNCH8(0x2, 0x0) |
| |
| #define | PRS0_ASYNCH8_PC1 SILABS_DBUS_PRS0_ASYNCH8(0x2, 0x1) |
| |
| #define | PRS0_ASYNCH8_PC2 SILABS_DBUS_PRS0_ASYNCH8(0x2, 0x2) |
| |
| #define | PRS0_ASYNCH8_PC3 SILABS_DBUS_PRS0_ASYNCH8(0x2, 0x3) |
| |
| #define | PRS0_ASYNCH8_PC4 SILABS_DBUS_PRS0_ASYNCH8(0x2, 0x4) |
| |
| #define | PRS0_ASYNCH8_PC5 SILABS_DBUS_PRS0_ASYNCH8(0x2, 0x5) |
| |
| #define | PRS0_ASYNCH8_PC6 SILABS_DBUS_PRS0_ASYNCH8(0x2, 0x6) |
| |
| #define | PRS0_ASYNCH8_PC7 SILABS_DBUS_PRS0_ASYNCH8(0x2, 0x7) |
| |
| #define | PRS0_ASYNCH8_PD0 SILABS_DBUS_PRS0_ASYNCH8(0x3, 0x0) |
| |
| #define | PRS0_ASYNCH8_PD1 SILABS_DBUS_PRS0_ASYNCH8(0x3, 0x1) |
| |
| #define | PRS0_ASYNCH8_PD2 SILABS_DBUS_PRS0_ASYNCH8(0x3, 0x2) |
| |
| #define | PRS0_ASYNCH8_PD3 SILABS_DBUS_PRS0_ASYNCH8(0x3, 0x3) |
| |
| #define | PRS0_ASYNCH9_PC0 SILABS_DBUS_PRS0_ASYNCH9(0x2, 0x0) |
| |
| #define | PRS0_ASYNCH9_PC1 SILABS_DBUS_PRS0_ASYNCH9(0x2, 0x1) |
| |
| #define | PRS0_ASYNCH9_PC2 SILABS_DBUS_PRS0_ASYNCH9(0x2, 0x2) |
| |
| #define | PRS0_ASYNCH9_PC3 SILABS_DBUS_PRS0_ASYNCH9(0x2, 0x3) |
| |
| #define | PRS0_ASYNCH9_PC4 SILABS_DBUS_PRS0_ASYNCH9(0x2, 0x4) |
| |
| #define | PRS0_ASYNCH9_PC5 SILABS_DBUS_PRS0_ASYNCH9(0x2, 0x5) |
| |
| #define | PRS0_ASYNCH9_PC6 SILABS_DBUS_PRS0_ASYNCH9(0x2, 0x6) |
| |
| #define | PRS0_ASYNCH9_PC7 SILABS_DBUS_PRS0_ASYNCH9(0x2, 0x7) |
| |
| #define | PRS0_ASYNCH9_PD0 SILABS_DBUS_PRS0_ASYNCH9(0x3, 0x0) |
| |
| #define | PRS0_ASYNCH9_PD1 SILABS_DBUS_PRS0_ASYNCH9(0x3, 0x1) |
| |
| #define | PRS0_ASYNCH9_PD2 SILABS_DBUS_PRS0_ASYNCH9(0x3, 0x2) |
| |
| #define | PRS0_ASYNCH9_PD3 SILABS_DBUS_PRS0_ASYNCH9(0x3, 0x3) |
| |
| #define | PRS0_ASYNCH10_PC0 SILABS_DBUS_PRS0_ASYNCH10(0x2, 0x0) |
| |
| #define | PRS0_ASYNCH10_PC1 SILABS_DBUS_PRS0_ASYNCH10(0x2, 0x1) |
| |
| #define | PRS0_ASYNCH10_PC2 SILABS_DBUS_PRS0_ASYNCH10(0x2, 0x2) |
| |
| #define | PRS0_ASYNCH10_PC3 SILABS_DBUS_PRS0_ASYNCH10(0x2, 0x3) |
| |
| #define | PRS0_ASYNCH10_PC4 SILABS_DBUS_PRS0_ASYNCH10(0x2, 0x4) |
| |
| #define | PRS0_ASYNCH10_PC5 SILABS_DBUS_PRS0_ASYNCH10(0x2, 0x5) |
| |
| #define | PRS0_ASYNCH10_PC6 SILABS_DBUS_PRS0_ASYNCH10(0x2, 0x6) |
| |
| #define | PRS0_ASYNCH10_PC7 SILABS_DBUS_PRS0_ASYNCH10(0x2, 0x7) |
| |
| #define | PRS0_ASYNCH10_PD0 SILABS_DBUS_PRS0_ASYNCH10(0x3, 0x0) |
| |
| #define | PRS0_ASYNCH10_PD1 SILABS_DBUS_PRS0_ASYNCH10(0x3, 0x1) |
| |
| #define | PRS0_ASYNCH10_PD2 SILABS_DBUS_PRS0_ASYNCH10(0x3, 0x2) |
| |
| #define | PRS0_ASYNCH10_PD3 SILABS_DBUS_PRS0_ASYNCH10(0x3, 0x3) |
| |
| #define | PRS0_ASYNCH11_PC0 SILABS_DBUS_PRS0_ASYNCH11(0x2, 0x0) |
| |
| #define | PRS0_ASYNCH11_PC1 SILABS_DBUS_PRS0_ASYNCH11(0x2, 0x1) |
| |
| #define | PRS0_ASYNCH11_PC2 SILABS_DBUS_PRS0_ASYNCH11(0x2, 0x2) |
| |
| #define | PRS0_ASYNCH11_PC3 SILABS_DBUS_PRS0_ASYNCH11(0x2, 0x3) |
| |
| #define | PRS0_ASYNCH11_PC4 SILABS_DBUS_PRS0_ASYNCH11(0x2, 0x4) |
| |
| #define | PRS0_ASYNCH11_PC5 SILABS_DBUS_PRS0_ASYNCH11(0x2, 0x5) |
| |
| #define | PRS0_ASYNCH11_PC6 SILABS_DBUS_PRS0_ASYNCH11(0x2, 0x6) |
| |
| #define | PRS0_ASYNCH11_PC7 SILABS_DBUS_PRS0_ASYNCH11(0x2, 0x7) |
| |
| #define | PRS0_ASYNCH11_PD0 SILABS_DBUS_PRS0_ASYNCH11(0x3, 0x0) |
| |
| #define | PRS0_ASYNCH11_PD1 SILABS_DBUS_PRS0_ASYNCH11(0x3, 0x1) |
| |
| #define | PRS0_ASYNCH11_PD2 SILABS_DBUS_PRS0_ASYNCH11(0x3, 0x2) |
| |
| #define | PRS0_ASYNCH11_PD3 SILABS_DBUS_PRS0_ASYNCH11(0x3, 0x3) |
| |
| #define | PRS0_SYNCH0_PA0 SILABS_DBUS_PRS0_SYNCH0(0x0, 0x0) |
| |
| #define | PRS0_SYNCH0_PA1 SILABS_DBUS_PRS0_SYNCH0(0x0, 0x1) |
| |
| #define | PRS0_SYNCH0_PA2 SILABS_DBUS_PRS0_SYNCH0(0x0, 0x2) |
| |
| #define | PRS0_SYNCH0_PA3 SILABS_DBUS_PRS0_SYNCH0(0x0, 0x3) |
| |
| #define | PRS0_SYNCH0_PA4 SILABS_DBUS_PRS0_SYNCH0(0x0, 0x4) |
| |
| #define | PRS0_SYNCH0_PA5 SILABS_DBUS_PRS0_SYNCH0(0x0, 0x5) |
| |
| #define | PRS0_SYNCH0_PA6 SILABS_DBUS_PRS0_SYNCH0(0x0, 0x6) |
| |
| #define | PRS0_SYNCH0_PA7 SILABS_DBUS_PRS0_SYNCH0(0x0, 0x7) |
| |
| #define | PRS0_SYNCH0_PA8 SILABS_DBUS_PRS0_SYNCH0(0x0, 0x8) |
| |
| #define | PRS0_SYNCH0_PB0 SILABS_DBUS_PRS0_SYNCH0(0x1, 0x0) |
| |
| #define | PRS0_SYNCH0_PB1 SILABS_DBUS_PRS0_SYNCH0(0x1, 0x1) |
| |
| #define | PRS0_SYNCH0_PB2 SILABS_DBUS_PRS0_SYNCH0(0x1, 0x2) |
| |
| #define | PRS0_SYNCH0_PB3 SILABS_DBUS_PRS0_SYNCH0(0x1, 0x3) |
| |
| #define | PRS0_SYNCH0_PB4 SILABS_DBUS_PRS0_SYNCH0(0x1, 0x4) |
| |
| #define | PRS0_SYNCH0_PC0 SILABS_DBUS_PRS0_SYNCH0(0x2, 0x0) |
| |
| #define | PRS0_SYNCH0_PC1 SILABS_DBUS_PRS0_SYNCH0(0x2, 0x1) |
| |
| #define | PRS0_SYNCH0_PC2 SILABS_DBUS_PRS0_SYNCH0(0x2, 0x2) |
| |
| #define | PRS0_SYNCH0_PC3 SILABS_DBUS_PRS0_SYNCH0(0x2, 0x3) |
| |
| #define | PRS0_SYNCH0_PC4 SILABS_DBUS_PRS0_SYNCH0(0x2, 0x4) |
| |
| #define | PRS0_SYNCH0_PC5 SILABS_DBUS_PRS0_SYNCH0(0x2, 0x5) |
| |
| #define | PRS0_SYNCH0_PC6 SILABS_DBUS_PRS0_SYNCH0(0x2, 0x6) |
| |
| #define | PRS0_SYNCH0_PC7 SILABS_DBUS_PRS0_SYNCH0(0x2, 0x7) |
| |
| #define | PRS0_SYNCH0_PD0 SILABS_DBUS_PRS0_SYNCH0(0x3, 0x0) |
| |
| #define | PRS0_SYNCH0_PD1 SILABS_DBUS_PRS0_SYNCH0(0x3, 0x1) |
| |
| #define | PRS0_SYNCH0_PD2 SILABS_DBUS_PRS0_SYNCH0(0x3, 0x2) |
| |
| #define | PRS0_SYNCH0_PD3 SILABS_DBUS_PRS0_SYNCH0(0x3, 0x3) |
| |
| #define | PRS0_SYNCH1_PA0 SILABS_DBUS_PRS0_SYNCH1(0x0, 0x0) |
| |
| #define | PRS0_SYNCH1_PA1 SILABS_DBUS_PRS0_SYNCH1(0x0, 0x1) |
| |
| #define | PRS0_SYNCH1_PA2 SILABS_DBUS_PRS0_SYNCH1(0x0, 0x2) |
| |
| #define | PRS0_SYNCH1_PA3 SILABS_DBUS_PRS0_SYNCH1(0x0, 0x3) |
| |
| #define | PRS0_SYNCH1_PA4 SILABS_DBUS_PRS0_SYNCH1(0x0, 0x4) |
| |
| #define | PRS0_SYNCH1_PA5 SILABS_DBUS_PRS0_SYNCH1(0x0, 0x5) |
| |
| #define | PRS0_SYNCH1_PA6 SILABS_DBUS_PRS0_SYNCH1(0x0, 0x6) |
| |
| #define | PRS0_SYNCH1_PA7 SILABS_DBUS_PRS0_SYNCH1(0x0, 0x7) |
| |
| #define | PRS0_SYNCH1_PA8 SILABS_DBUS_PRS0_SYNCH1(0x0, 0x8) |
| |
| #define | PRS0_SYNCH1_PB0 SILABS_DBUS_PRS0_SYNCH1(0x1, 0x0) |
| |
| #define | PRS0_SYNCH1_PB1 SILABS_DBUS_PRS0_SYNCH1(0x1, 0x1) |
| |
| #define | PRS0_SYNCH1_PB2 SILABS_DBUS_PRS0_SYNCH1(0x1, 0x2) |
| |
| #define | PRS0_SYNCH1_PB3 SILABS_DBUS_PRS0_SYNCH1(0x1, 0x3) |
| |
| #define | PRS0_SYNCH1_PB4 SILABS_DBUS_PRS0_SYNCH1(0x1, 0x4) |
| |
| #define | PRS0_SYNCH1_PC0 SILABS_DBUS_PRS0_SYNCH1(0x2, 0x0) |
| |
| #define | PRS0_SYNCH1_PC1 SILABS_DBUS_PRS0_SYNCH1(0x2, 0x1) |
| |
| #define | PRS0_SYNCH1_PC2 SILABS_DBUS_PRS0_SYNCH1(0x2, 0x2) |
| |
| #define | PRS0_SYNCH1_PC3 SILABS_DBUS_PRS0_SYNCH1(0x2, 0x3) |
| |
| #define | PRS0_SYNCH1_PC4 SILABS_DBUS_PRS0_SYNCH1(0x2, 0x4) |
| |
| #define | PRS0_SYNCH1_PC5 SILABS_DBUS_PRS0_SYNCH1(0x2, 0x5) |
| |
| #define | PRS0_SYNCH1_PC6 SILABS_DBUS_PRS0_SYNCH1(0x2, 0x6) |
| |
| #define | PRS0_SYNCH1_PC7 SILABS_DBUS_PRS0_SYNCH1(0x2, 0x7) |
| |
| #define | PRS0_SYNCH1_PD0 SILABS_DBUS_PRS0_SYNCH1(0x3, 0x0) |
| |
| #define | PRS0_SYNCH1_PD1 SILABS_DBUS_PRS0_SYNCH1(0x3, 0x1) |
| |
| #define | PRS0_SYNCH1_PD2 SILABS_DBUS_PRS0_SYNCH1(0x3, 0x2) |
| |
| #define | PRS0_SYNCH1_PD3 SILABS_DBUS_PRS0_SYNCH1(0x3, 0x3) |
| |
| #define | PRS0_SYNCH2_PA0 SILABS_DBUS_PRS0_SYNCH2(0x0, 0x0) |
| |
| #define | PRS0_SYNCH2_PA1 SILABS_DBUS_PRS0_SYNCH2(0x0, 0x1) |
| |
| #define | PRS0_SYNCH2_PA2 SILABS_DBUS_PRS0_SYNCH2(0x0, 0x2) |
| |
| #define | PRS0_SYNCH2_PA3 SILABS_DBUS_PRS0_SYNCH2(0x0, 0x3) |
| |
| #define | PRS0_SYNCH2_PA4 SILABS_DBUS_PRS0_SYNCH2(0x0, 0x4) |
| |
| #define | PRS0_SYNCH2_PA5 SILABS_DBUS_PRS0_SYNCH2(0x0, 0x5) |
| |
| #define | PRS0_SYNCH2_PA6 SILABS_DBUS_PRS0_SYNCH2(0x0, 0x6) |
| |
| #define | PRS0_SYNCH2_PA7 SILABS_DBUS_PRS0_SYNCH2(0x0, 0x7) |
| |
| #define | PRS0_SYNCH2_PA8 SILABS_DBUS_PRS0_SYNCH2(0x0, 0x8) |
| |
| #define | PRS0_SYNCH2_PB0 SILABS_DBUS_PRS0_SYNCH2(0x1, 0x0) |
| |
| #define | PRS0_SYNCH2_PB1 SILABS_DBUS_PRS0_SYNCH2(0x1, 0x1) |
| |
| #define | PRS0_SYNCH2_PB2 SILABS_DBUS_PRS0_SYNCH2(0x1, 0x2) |
| |
| #define | PRS0_SYNCH2_PB3 SILABS_DBUS_PRS0_SYNCH2(0x1, 0x3) |
| |
| #define | PRS0_SYNCH2_PB4 SILABS_DBUS_PRS0_SYNCH2(0x1, 0x4) |
| |
| #define | PRS0_SYNCH2_PC0 SILABS_DBUS_PRS0_SYNCH2(0x2, 0x0) |
| |
| #define | PRS0_SYNCH2_PC1 SILABS_DBUS_PRS0_SYNCH2(0x2, 0x1) |
| |
| #define | PRS0_SYNCH2_PC2 SILABS_DBUS_PRS0_SYNCH2(0x2, 0x2) |
| |
| #define | PRS0_SYNCH2_PC3 SILABS_DBUS_PRS0_SYNCH2(0x2, 0x3) |
| |
| #define | PRS0_SYNCH2_PC4 SILABS_DBUS_PRS0_SYNCH2(0x2, 0x4) |
| |
| #define | PRS0_SYNCH2_PC5 SILABS_DBUS_PRS0_SYNCH2(0x2, 0x5) |
| |
| #define | PRS0_SYNCH2_PC6 SILABS_DBUS_PRS0_SYNCH2(0x2, 0x6) |
| |
| #define | PRS0_SYNCH2_PC7 SILABS_DBUS_PRS0_SYNCH2(0x2, 0x7) |
| |
| #define | PRS0_SYNCH2_PD0 SILABS_DBUS_PRS0_SYNCH2(0x3, 0x0) |
| |
| #define | PRS0_SYNCH2_PD1 SILABS_DBUS_PRS0_SYNCH2(0x3, 0x1) |
| |
| #define | PRS0_SYNCH2_PD2 SILABS_DBUS_PRS0_SYNCH2(0x3, 0x2) |
| |
| #define | PRS0_SYNCH2_PD3 SILABS_DBUS_PRS0_SYNCH2(0x3, 0x3) |
| |
| #define | PRS0_SYNCH3_PA0 SILABS_DBUS_PRS0_SYNCH3(0x0, 0x0) |
| |
| #define | PRS0_SYNCH3_PA1 SILABS_DBUS_PRS0_SYNCH3(0x0, 0x1) |
| |
| #define | PRS0_SYNCH3_PA2 SILABS_DBUS_PRS0_SYNCH3(0x0, 0x2) |
| |
| #define | PRS0_SYNCH3_PA3 SILABS_DBUS_PRS0_SYNCH3(0x0, 0x3) |
| |
| #define | PRS0_SYNCH3_PA4 SILABS_DBUS_PRS0_SYNCH3(0x0, 0x4) |
| |
| #define | PRS0_SYNCH3_PA5 SILABS_DBUS_PRS0_SYNCH3(0x0, 0x5) |
| |
| #define | PRS0_SYNCH3_PA6 SILABS_DBUS_PRS0_SYNCH3(0x0, 0x6) |
| |
| #define | PRS0_SYNCH3_PA7 SILABS_DBUS_PRS0_SYNCH3(0x0, 0x7) |
| |
| #define | PRS0_SYNCH3_PA8 SILABS_DBUS_PRS0_SYNCH3(0x0, 0x8) |
| |
| #define | PRS0_SYNCH3_PB0 SILABS_DBUS_PRS0_SYNCH3(0x1, 0x0) |
| |
| #define | PRS0_SYNCH3_PB1 SILABS_DBUS_PRS0_SYNCH3(0x1, 0x1) |
| |
| #define | PRS0_SYNCH3_PB2 SILABS_DBUS_PRS0_SYNCH3(0x1, 0x2) |
| |
| #define | PRS0_SYNCH3_PB3 SILABS_DBUS_PRS0_SYNCH3(0x1, 0x3) |
| |
| #define | PRS0_SYNCH3_PB4 SILABS_DBUS_PRS0_SYNCH3(0x1, 0x4) |
| |
| #define | PRS0_SYNCH3_PC0 SILABS_DBUS_PRS0_SYNCH3(0x2, 0x0) |
| |
| #define | PRS0_SYNCH3_PC1 SILABS_DBUS_PRS0_SYNCH3(0x2, 0x1) |
| |
| #define | PRS0_SYNCH3_PC2 SILABS_DBUS_PRS0_SYNCH3(0x2, 0x2) |
| |
| #define | PRS0_SYNCH3_PC3 SILABS_DBUS_PRS0_SYNCH3(0x2, 0x3) |
| |
| #define | PRS0_SYNCH3_PC4 SILABS_DBUS_PRS0_SYNCH3(0x2, 0x4) |
| |
| #define | PRS0_SYNCH3_PC5 SILABS_DBUS_PRS0_SYNCH3(0x2, 0x5) |
| |
| #define | PRS0_SYNCH3_PC6 SILABS_DBUS_PRS0_SYNCH3(0x2, 0x6) |
| |
| #define | PRS0_SYNCH3_PC7 SILABS_DBUS_PRS0_SYNCH3(0x2, 0x7) |
| |
| #define | PRS0_SYNCH3_PD0 SILABS_DBUS_PRS0_SYNCH3(0x3, 0x0) |
| |
| #define | PRS0_SYNCH3_PD1 SILABS_DBUS_PRS0_SYNCH3(0x3, 0x1) |
| |
| #define | PRS0_SYNCH3_PD2 SILABS_DBUS_PRS0_SYNCH3(0x3, 0x2) |
| |
| #define | PRS0_SYNCH3_PD3 SILABS_DBUS_PRS0_SYNCH3(0x3, 0x3) |
| |
| #define | TIMER0_CC0_PA0 SILABS_DBUS_TIMER0_CC0(0x0, 0x0) |
| |
| #define | TIMER0_CC0_PA1 SILABS_DBUS_TIMER0_CC0(0x0, 0x1) |
| |
| #define | TIMER0_CC0_PA2 SILABS_DBUS_TIMER0_CC0(0x0, 0x2) |
| |
| #define | TIMER0_CC0_PA3 SILABS_DBUS_TIMER0_CC0(0x0, 0x3) |
| |
| #define | TIMER0_CC0_PA4 SILABS_DBUS_TIMER0_CC0(0x0, 0x4) |
| |
| #define | TIMER0_CC0_PA5 SILABS_DBUS_TIMER0_CC0(0x0, 0x5) |
| |
| #define | TIMER0_CC0_PA6 SILABS_DBUS_TIMER0_CC0(0x0, 0x6) |
| |
| #define | TIMER0_CC0_PA7 SILABS_DBUS_TIMER0_CC0(0x0, 0x7) |
| |
| #define | TIMER0_CC0_PA8 SILABS_DBUS_TIMER0_CC0(0x0, 0x8) |
| |
| #define | TIMER0_CC0_PB0 SILABS_DBUS_TIMER0_CC0(0x1, 0x0) |
| |
| #define | TIMER0_CC0_PB1 SILABS_DBUS_TIMER0_CC0(0x1, 0x1) |
| |
| #define | TIMER0_CC0_PB2 SILABS_DBUS_TIMER0_CC0(0x1, 0x2) |
| |
| #define | TIMER0_CC0_PB3 SILABS_DBUS_TIMER0_CC0(0x1, 0x3) |
| |
| #define | TIMER0_CC0_PB4 SILABS_DBUS_TIMER0_CC0(0x1, 0x4) |
| |
| #define | TIMER0_CC0_PC0 SILABS_DBUS_TIMER0_CC0(0x2, 0x0) |
| |
| #define | TIMER0_CC0_PC1 SILABS_DBUS_TIMER0_CC0(0x2, 0x1) |
| |
| #define | TIMER0_CC0_PC2 SILABS_DBUS_TIMER0_CC0(0x2, 0x2) |
| |
| #define | TIMER0_CC0_PC3 SILABS_DBUS_TIMER0_CC0(0x2, 0x3) |
| |
| #define | TIMER0_CC0_PC4 SILABS_DBUS_TIMER0_CC0(0x2, 0x4) |
| |
| #define | TIMER0_CC0_PC5 SILABS_DBUS_TIMER0_CC0(0x2, 0x5) |
| |
| #define | TIMER0_CC0_PC6 SILABS_DBUS_TIMER0_CC0(0x2, 0x6) |
| |
| #define | TIMER0_CC0_PC7 SILABS_DBUS_TIMER0_CC0(0x2, 0x7) |
| |
| #define | TIMER0_CC0_PD0 SILABS_DBUS_TIMER0_CC0(0x3, 0x0) |
| |
| #define | TIMER0_CC0_PD1 SILABS_DBUS_TIMER0_CC0(0x3, 0x1) |
| |
| #define | TIMER0_CC0_PD2 SILABS_DBUS_TIMER0_CC0(0x3, 0x2) |
| |
| #define | TIMER0_CC0_PD3 SILABS_DBUS_TIMER0_CC0(0x3, 0x3) |
| |
| #define | TIMER0_CC1_PA0 SILABS_DBUS_TIMER0_CC1(0x0, 0x0) |
| |
| #define | TIMER0_CC1_PA1 SILABS_DBUS_TIMER0_CC1(0x0, 0x1) |
| |
| #define | TIMER0_CC1_PA2 SILABS_DBUS_TIMER0_CC1(0x0, 0x2) |
| |
| #define | TIMER0_CC1_PA3 SILABS_DBUS_TIMER0_CC1(0x0, 0x3) |
| |
| #define | TIMER0_CC1_PA4 SILABS_DBUS_TIMER0_CC1(0x0, 0x4) |
| |
| #define | TIMER0_CC1_PA5 SILABS_DBUS_TIMER0_CC1(0x0, 0x5) |
| |
| #define | TIMER0_CC1_PA6 SILABS_DBUS_TIMER0_CC1(0x0, 0x6) |
| |
| #define | TIMER0_CC1_PA7 SILABS_DBUS_TIMER0_CC1(0x0, 0x7) |
| |
| #define | TIMER0_CC1_PA8 SILABS_DBUS_TIMER0_CC1(0x0, 0x8) |
| |
| #define | TIMER0_CC1_PB0 SILABS_DBUS_TIMER0_CC1(0x1, 0x0) |
| |
| #define | TIMER0_CC1_PB1 SILABS_DBUS_TIMER0_CC1(0x1, 0x1) |
| |
| #define | TIMER0_CC1_PB2 SILABS_DBUS_TIMER0_CC1(0x1, 0x2) |
| |
| #define | TIMER0_CC1_PB3 SILABS_DBUS_TIMER0_CC1(0x1, 0x3) |
| |
| #define | TIMER0_CC1_PB4 SILABS_DBUS_TIMER0_CC1(0x1, 0x4) |
| |
| #define | TIMER0_CC1_PC0 SILABS_DBUS_TIMER0_CC1(0x2, 0x0) |
| |
| #define | TIMER0_CC1_PC1 SILABS_DBUS_TIMER0_CC1(0x2, 0x1) |
| |
| #define | TIMER0_CC1_PC2 SILABS_DBUS_TIMER0_CC1(0x2, 0x2) |
| |
| #define | TIMER0_CC1_PC3 SILABS_DBUS_TIMER0_CC1(0x2, 0x3) |
| |
| #define | TIMER0_CC1_PC4 SILABS_DBUS_TIMER0_CC1(0x2, 0x4) |
| |
| #define | TIMER0_CC1_PC5 SILABS_DBUS_TIMER0_CC1(0x2, 0x5) |
| |
| #define | TIMER0_CC1_PC6 SILABS_DBUS_TIMER0_CC1(0x2, 0x6) |
| |
| #define | TIMER0_CC1_PC7 SILABS_DBUS_TIMER0_CC1(0x2, 0x7) |
| |
| #define | TIMER0_CC1_PD0 SILABS_DBUS_TIMER0_CC1(0x3, 0x0) |
| |
| #define | TIMER0_CC1_PD1 SILABS_DBUS_TIMER0_CC1(0x3, 0x1) |
| |
| #define | TIMER0_CC1_PD2 SILABS_DBUS_TIMER0_CC1(0x3, 0x2) |
| |
| #define | TIMER0_CC1_PD3 SILABS_DBUS_TIMER0_CC1(0x3, 0x3) |
| |
| #define | TIMER0_CC2_PA0 SILABS_DBUS_TIMER0_CC2(0x0, 0x0) |
| |
| #define | TIMER0_CC2_PA1 SILABS_DBUS_TIMER0_CC2(0x0, 0x1) |
| |
| #define | TIMER0_CC2_PA2 SILABS_DBUS_TIMER0_CC2(0x0, 0x2) |
| |
| #define | TIMER0_CC2_PA3 SILABS_DBUS_TIMER0_CC2(0x0, 0x3) |
| |
| #define | TIMER0_CC2_PA4 SILABS_DBUS_TIMER0_CC2(0x0, 0x4) |
| |
| #define | TIMER0_CC2_PA5 SILABS_DBUS_TIMER0_CC2(0x0, 0x5) |
| |
| #define | TIMER0_CC2_PA6 SILABS_DBUS_TIMER0_CC2(0x0, 0x6) |
| |
| #define | TIMER0_CC2_PA7 SILABS_DBUS_TIMER0_CC2(0x0, 0x7) |
| |
| #define | TIMER0_CC2_PA8 SILABS_DBUS_TIMER0_CC2(0x0, 0x8) |
| |
| #define | TIMER0_CC2_PB0 SILABS_DBUS_TIMER0_CC2(0x1, 0x0) |
| |
| #define | TIMER0_CC2_PB1 SILABS_DBUS_TIMER0_CC2(0x1, 0x1) |
| |
| #define | TIMER0_CC2_PB2 SILABS_DBUS_TIMER0_CC2(0x1, 0x2) |
| |
| #define | TIMER0_CC2_PB3 SILABS_DBUS_TIMER0_CC2(0x1, 0x3) |
| |
| #define | TIMER0_CC2_PB4 SILABS_DBUS_TIMER0_CC2(0x1, 0x4) |
| |
| #define | TIMER0_CC2_PC0 SILABS_DBUS_TIMER0_CC2(0x2, 0x0) |
| |
| #define | TIMER0_CC2_PC1 SILABS_DBUS_TIMER0_CC2(0x2, 0x1) |
| |
| #define | TIMER0_CC2_PC2 SILABS_DBUS_TIMER0_CC2(0x2, 0x2) |
| |
| #define | TIMER0_CC2_PC3 SILABS_DBUS_TIMER0_CC2(0x2, 0x3) |
| |
| #define | TIMER0_CC2_PC4 SILABS_DBUS_TIMER0_CC2(0x2, 0x4) |
| |
| #define | TIMER0_CC2_PC5 SILABS_DBUS_TIMER0_CC2(0x2, 0x5) |
| |
| #define | TIMER0_CC2_PC6 SILABS_DBUS_TIMER0_CC2(0x2, 0x6) |
| |
| #define | TIMER0_CC2_PC7 SILABS_DBUS_TIMER0_CC2(0x2, 0x7) |
| |
| #define | TIMER0_CC2_PD0 SILABS_DBUS_TIMER0_CC2(0x3, 0x0) |
| |
| #define | TIMER0_CC2_PD1 SILABS_DBUS_TIMER0_CC2(0x3, 0x1) |
| |
| #define | TIMER0_CC2_PD2 SILABS_DBUS_TIMER0_CC2(0x3, 0x2) |
| |
| #define | TIMER0_CC2_PD3 SILABS_DBUS_TIMER0_CC2(0x3, 0x3) |
| |
| #define | TIMER0_CDTI0_PA0 SILABS_DBUS_TIMER0_CDTI0(0x0, 0x0) |
| |
| #define | TIMER0_CDTI0_PA1 SILABS_DBUS_TIMER0_CDTI0(0x0, 0x1) |
| |
| #define | TIMER0_CDTI0_PA2 SILABS_DBUS_TIMER0_CDTI0(0x0, 0x2) |
| |
| #define | TIMER0_CDTI0_PA3 SILABS_DBUS_TIMER0_CDTI0(0x0, 0x3) |
| |
| #define | TIMER0_CDTI0_PA4 SILABS_DBUS_TIMER0_CDTI0(0x0, 0x4) |
| |
| #define | TIMER0_CDTI0_PA5 SILABS_DBUS_TIMER0_CDTI0(0x0, 0x5) |
| |
| #define | TIMER0_CDTI0_PA6 SILABS_DBUS_TIMER0_CDTI0(0x0, 0x6) |
| |
| #define | TIMER0_CDTI0_PA7 SILABS_DBUS_TIMER0_CDTI0(0x0, 0x7) |
| |
| #define | TIMER0_CDTI0_PA8 SILABS_DBUS_TIMER0_CDTI0(0x0, 0x8) |
| |
| #define | TIMER0_CDTI0_PB0 SILABS_DBUS_TIMER0_CDTI0(0x1, 0x0) |
| |
| #define | TIMER0_CDTI0_PB1 SILABS_DBUS_TIMER0_CDTI0(0x1, 0x1) |
| |
| #define | TIMER0_CDTI0_PB2 SILABS_DBUS_TIMER0_CDTI0(0x1, 0x2) |
| |
| #define | TIMER0_CDTI0_PB3 SILABS_DBUS_TIMER0_CDTI0(0x1, 0x3) |
| |
| #define | TIMER0_CDTI0_PB4 SILABS_DBUS_TIMER0_CDTI0(0x1, 0x4) |
| |
| #define | TIMER0_CDTI0_PC0 SILABS_DBUS_TIMER0_CDTI0(0x2, 0x0) |
| |
| #define | TIMER0_CDTI0_PC1 SILABS_DBUS_TIMER0_CDTI0(0x2, 0x1) |
| |
| #define | TIMER0_CDTI0_PC2 SILABS_DBUS_TIMER0_CDTI0(0x2, 0x2) |
| |
| #define | TIMER0_CDTI0_PC3 SILABS_DBUS_TIMER0_CDTI0(0x2, 0x3) |
| |
| #define | TIMER0_CDTI0_PC4 SILABS_DBUS_TIMER0_CDTI0(0x2, 0x4) |
| |
| #define | TIMER0_CDTI0_PC5 SILABS_DBUS_TIMER0_CDTI0(0x2, 0x5) |
| |
| #define | TIMER0_CDTI0_PC6 SILABS_DBUS_TIMER0_CDTI0(0x2, 0x6) |
| |
| #define | TIMER0_CDTI0_PC7 SILABS_DBUS_TIMER0_CDTI0(0x2, 0x7) |
| |
| #define | TIMER0_CDTI0_PD0 SILABS_DBUS_TIMER0_CDTI0(0x3, 0x0) |
| |
| #define | TIMER0_CDTI0_PD1 SILABS_DBUS_TIMER0_CDTI0(0x3, 0x1) |
| |
| #define | TIMER0_CDTI0_PD2 SILABS_DBUS_TIMER0_CDTI0(0x3, 0x2) |
| |
| #define | TIMER0_CDTI0_PD3 SILABS_DBUS_TIMER0_CDTI0(0x3, 0x3) |
| |
| #define | TIMER0_CDTI1_PA0 SILABS_DBUS_TIMER0_CDTI1(0x0, 0x0) |
| |
| #define | TIMER0_CDTI1_PA1 SILABS_DBUS_TIMER0_CDTI1(0x0, 0x1) |
| |
| #define | TIMER0_CDTI1_PA2 SILABS_DBUS_TIMER0_CDTI1(0x0, 0x2) |
| |
| #define | TIMER0_CDTI1_PA3 SILABS_DBUS_TIMER0_CDTI1(0x0, 0x3) |
| |
| #define | TIMER0_CDTI1_PA4 SILABS_DBUS_TIMER0_CDTI1(0x0, 0x4) |
| |
| #define | TIMER0_CDTI1_PA5 SILABS_DBUS_TIMER0_CDTI1(0x0, 0x5) |
| |
| #define | TIMER0_CDTI1_PA6 SILABS_DBUS_TIMER0_CDTI1(0x0, 0x6) |
| |
| #define | TIMER0_CDTI1_PA7 SILABS_DBUS_TIMER0_CDTI1(0x0, 0x7) |
| |
| #define | TIMER0_CDTI1_PA8 SILABS_DBUS_TIMER0_CDTI1(0x0, 0x8) |
| |
| #define | TIMER0_CDTI1_PB0 SILABS_DBUS_TIMER0_CDTI1(0x1, 0x0) |
| |
| #define | TIMER0_CDTI1_PB1 SILABS_DBUS_TIMER0_CDTI1(0x1, 0x1) |
| |
| #define | TIMER0_CDTI1_PB2 SILABS_DBUS_TIMER0_CDTI1(0x1, 0x2) |
| |
| #define | TIMER0_CDTI1_PB3 SILABS_DBUS_TIMER0_CDTI1(0x1, 0x3) |
| |
| #define | TIMER0_CDTI1_PB4 SILABS_DBUS_TIMER0_CDTI1(0x1, 0x4) |
| |
| #define | TIMER0_CDTI1_PC0 SILABS_DBUS_TIMER0_CDTI1(0x2, 0x0) |
| |
| #define | TIMER0_CDTI1_PC1 SILABS_DBUS_TIMER0_CDTI1(0x2, 0x1) |
| |
| #define | TIMER0_CDTI1_PC2 SILABS_DBUS_TIMER0_CDTI1(0x2, 0x2) |
| |
| #define | TIMER0_CDTI1_PC3 SILABS_DBUS_TIMER0_CDTI1(0x2, 0x3) |
| |
| #define | TIMER0_CDTI1_PC4 SILABS_DBUS_TIMER0_CDTI1(0x2, 0x4) |
| |
| #define | TIMER0_CDTI1_PC5 SILABS_DBUS_TIMER0_CDTI1(0x2, 0x5) |
| |
| #define | TIMER0_CDTI1_PC6 SILABS_DBUS_TIMER0_CDTI1(0x2, 0x6) |
| |
| #define | TIMER0_CDTI1_PC7 SILABS_DBUS_TIMER0_CDTI1(0x2, 0x7) |
| |
| #define | TIMER0_CDTI1_PD0 SILABS_DBUS_TIMER0_CDTI1(0x3, 0x0) |
| |
| #define | TIMER0_CDTI1_PD1 SILABS_DBUS_TIMER0_CDTI1(0x3, 0x1) |
| |
| #define | TIMER0_CDTI1_PD2 SILABS_DBUS_TIMER0_CDTI1(0x3, 0x2) |
| |
| #define | TIMER0_CDTI1_PD3 SILABS_DBUS_TIMER0_CDTI1(0x3, 0x3) |
| |
| #define | TIMER0_CDTI2_PA0 SILABS_DBUS_TIMER0_CDTI2(0x0, 0x0) |
| |
| #define | TIMER0_CDTI2_PA1 SILABS_DBUS_TIMER0_CDTI2(0x0, 0x1) |
| |
| #define | TIMER0_CDTI2_PA2 SILABS_DBUS_TIMER0_CDTI2(0x0, 0x2) |
| |
| #define | TIMER0_CDTI2_PA3 SILABS_DBUS_TIMER0_CDTI2(0x0, 0x3) |
| |
| #define | TIMER0_CDTI2_PA4 SILABS_DBUS_TIMER0_CDTI2(0x0, 0x4) |
| |
| #define | TIMER0_CDTI2_PA5 SILABS_DBUS_TIMER0_CDTI2(0x0, 0x5) |
| |
| #define | TIMER0_CDTI2_PA6 SILABS_DBUS_TIMER0_CDTI2(0x0, 0x6) |
| |
| #define | TIMER0_CDTI2_PA7 SILABS_DBUS_TIMER0_CDTI2(0x0, 0x7) |
| |
| #define | TIMER0_CDTI2_PA8 SILABS_DBUS_TIMER0_CDTI2(0x0, 0x8) |
| |
| #define | TIMER0_CDTI2_PB0 SILABS_DBUS_TIMER0_CDTI2(0x1, 0x0) |
| |
| #define | TIMER0_CDTI2_PB1 SILABS_DBUS_TIMER0_CDTI2(0x1, 0x1) |
| |
| #define | TIMER0_CDTI2_PB2 SILABS_DBUS_TIMER0_CDTI2(0x1, 0x2) |
| |
| #define | TIMER0_CDTI2_PB3 SILABS_DBUS_TIMER0_CDTI2(0x1, 0x3) |
| |
| #define | TIMER0_CDTI2_PB4 SILABS_DBUS_TIMER0_CDTI2(0x1, 0x4) |
| |
| #define | TIMER0_CDTI2_PC0 SILABS_DBUS_TIMER0_CDTI2(0x2, 0x0) |
| |
| #define | TIMER0_CDTI2_PC1 SILABS_DBUS_TIMER0_CDTI2(0x2, 0x1) |
| |
| #define | TIMER0_CDTI2_PC2 SILABS_DBUS_TIMER0_CDTI2(0x2, 0x2) |
| |
| #define | TIMER0_CDTI2_PC3 SILABS_DBUS_TIMER0_CDTI2(0x2, 0x3) |
| |
| #define | TIMER0_CDTI2_PC4 SILABS_DBUS_TIMER0_CDTI2(0x2, 0x4) |
| |
| #define | TIMER0_CDTI2_PC5 SILABS_DBUS_TIMER0_CDTI2(0x2, 0x5) |
| |
| #define | TIMER0_CDTI2_PC6 SILABS_DBUS_TIMER0_CDTI2(0x2, 0x6) |
| |
| #define | TIMER0_CDTI2_PC7 SILABS_DBUS_TIMER0_CDTI2(0x2, 0x7) |
| |
| #define | TIMER0_CDTI2_PD0 SILABS_DBUS_TIMER0_CDTI2(0x3, 0x0) |
| |
| #define | TIMER0_CDTI2_PD1 SILABS_DBUS_TIMER0_CDTI2(0x3, 0x1) |
| |
| #define | TIMER0_CDTI2_PD2 SILABS_DBUS_TIMER0_CDTI2(0x3, 0x2) |
| |
| #define | TIMER0_CDTI2_PD3 SILABS_DBUS_TIMER0_CDTI2(0x3, 0x3) |
| |
| #define | TIMER1_CC0_PA0 SILABS_DBUS_TIMER1_CC0(0x0, 0x0) |
| |
| #define | TIMER1_CC0_PA1 SILABS_DBUS_TIMER1_CC0(0x0, 0x1) |
| |
| #define | TIMER1_CC0_PA2 SILABS_DBUS_TIMER1_CC0(0x0, 0x2) |
| |
| #define | TIMER1_CC0_PA3 SILABS_DBUS_TIMER1_CC0(0x0, 0x3) |
| |
| #define | TIMER1_CC0_PA4 SILABS_DBUS_TIMER1_CC0(0x0, 0x4) |
| |
| #define | TIMER1_CC0_PA5 SILABS_DBUS_TIMER1_CC0(0x0, 0x5) |
| |
| #define | TIMER1_CC0_PA6 SILABS_DBUS_TIMER1_CC0(0x0, 0x6) |
| |
| #define | TIMER1_CC0_PA7 SILABS_DBUS_TIMER1_CC0(0x0, 0x7) |
| |
| #define | TIMER1_CC0_PA8 SILABS_DBUS_TIMER1_CC0(0x0, 0x8) |
| |
| #define | TIMER1_CC0_PB0 SILABS_DBUS_TIMER1_CC0(0x1, 0x0) |
| |
| #define | TIMER1_CC0_PB1 SILABS_DBUS_TIMER1_CC0(0x1, 0x1) |
| |
| #define | TIMER1_CC0_PB2 SILABS_DBUS_TIMER1_CC0(0x1, 0x2) |
| |
| #define | TIMER1_CC0_PB3 SILABS_DBUS_TIMER1_CC0(0x1, 0x3) |
| |
| #define | TIMER1_CC0_PB4 SILABS_DBUS_TIMER1_CC0(0x1, 0x4) |
| |
| #define | TIMER1_CC0_PC0 SILABS_DBUS_TIMER1_CC0(0x2, 0x0) |
| |
| #define | TIMER1_CC0_PC1 SILABS_DBUS_TIMER1_CC0(0x2, 0x1) |
| |
| #define | TIMER1_CC0_PC2 SILABS_DBUS_TIMER1_CC0(0x2, 0x2) |
| |
| #define | TIMER1_CC0_PC3 SILABS_DBUS_TIMER1_CC0(0x2, 0x3) |
| |
| #define | TIMER1_CC0_PC4 SILABS_DBUS_TIMER1_CC0(0x2, 0x4) |
| |
| #define | TIMER1_CC0_PC5 SILABS_DBUS_TIMER1_CC0(0x2, 0x5) |
| |
| #define | TIMER1_CC0_PC6 SILABS_DBUS_TIMER1_CC0(0x2, 0x6) |
| |
| #define | TIMER1_CC0_PC7 SILABS_DBUS_TIMER1_CC0(0x2, 0x7) |
| |
| #define | TIMER1_CC0_PD0 SILABS_DBUS_TIMER1_CC0(0x3, 0x0) |
| |
| #define | TIMER1_CC0_PD1 SILABS_DBUS_TIMER1_CC0(0x3, 0x1) |
| |
| #define | TIMER1_CC0_PD2 SILABS_DBUS_TIMER1_CC0(0x3, 0x2) |
| |
| #define | TIMER1_CC0_PD3 SILABS_DBUS_TIMER1_CC0(0x3, 0x3) |
| |
| #define | TIMER1_CC1_PA0 SILABS_DBUS_TIMER1_CC1(0x0, 0x0) |
| |
| #define | TIMER1_CC1_PA1 SILABS_DBUS_TIMER1_CC1(0x0, 0x1) |
| |
| #define | TIMER1_CC1_PA2 SILABS_DBUS_TIMER1_CC1(0x0, 0x2) |
| |
| #define | TIMER1_CC1_PA3 SILABS_DBUS_TIMER1_CC1(0x0, 0x3) |
| |
| #define | TIMER1_CC1_PA4 SILABS_DBUS_TIMER1_CC1(0x0, 0x4) |
| |
| #define | TIMER1_CC1_PA5 SILABS_DBUS_TIMER1_CC1(0x0, 0x5) |
| |
| #define | TIMER1_CC1_PA6 SILABS_DBUS_TIMER1_CC1(0x0, 0x6) |
| |
| #define | TIMER1_CC1_PA7 SILABS_DBUS_TIMER1_CC1(0x0, 0x7) |
| |
| #define | TIMER1_CC1_PA8 SILABS_DBUS_TIMER1_CC1(0x0, 0x8) |
| |
| #define | TIMER1_CC1_PB0 SILABS_DBUS_TIMER1_CC1(0x1, 0x0) |
| |
| #define | TIMER1_CC1_PB1 SILABS_DBUS_TIMER1_CC1(0x1, 0x1) |
| |
| #define | TIMER1_CC1_PB2 SILABS_DBUS_TIMER1_CC1(0x1, 0x2) |
| |
| #define | TIMER1_CC1_PB3 SILABS_DBUS_TIMER1_CC1(0x1, 0x3) |
| |
| #define | TIMER1_CC1_PB4 SILABS_DBUS_TIMER1_CC1(0x1, 0x4) |
| |
| #define | TIMER1_CC1_PC0 SILABS_DBUS_TIMER1_CC1(0x2, 0x0) |
| |
| #define | TIMER1_CC1_PC1 SILABS_DBUS_TIMER1_CC1(0x2, 0x1) |
| |
| #define | TIMER1_CC1_PC2 SILABS_DBUS_TIMER1_CC1(0x2, 0x2) |
| |
| #define | TIMER1_CC1_PC3 SILABS_DBUS_TIMER1_CC1(0x2, 0x3) |
| |
| #define | TIMER1_CC1_PC4 SILABS_DBUS_TIMER1_CC1(0x2, 0x4) |
| |
| #define | TIMER1_CC1_PC5 SILABS_DBUS_TIMER1_CC1(0x2, 0x5) |
| |
| #define | TIMER1_CC1_PC6 SILABS_DBUS_TIMER1_CC1(0x2, 0x6) |
| |
| #define | TIMER1_CC1_PC7 SILABS_DBUS_TIMER1_CC1(0x2, 0x7) |
| |
| #define | TIMER1_CC1_PD0 SILABS_DBUS_TIMER1_CC1(0x3, 0x0) |
| |
| #define | TIMER1_CC1_PD1 SILABS_DBUS_TIMER1_CC1(0x3, 0x1) |
| |
| #define | TIMER1_CC1_PD2 SILABS_DBUS_TIMER1_CC1(0x3, 0x2) |
| |
| #define | TIMER1_CC1_PD3 SILABS_DBUS_TIMER1_CC1(0x3, 0x3) |
| |
| #define | TIMER1_CC2_PA0 SILABS_DBUS_TIMER1_CC2(0x0, 0x0) |
| |
| #define | TIMER1_CC2_PA1 SILABS_DBUS_TIMER1_CC2(0x0, 0x1) |
| |
| #define | TIMER1_CC2_PA2 SILABS_DBUS_TIMER1_CC2(0x0, 0x2) |
| |
| #define | TIMER1_CC2_PA3 SILABS_DBUS_TIMER1_CC2(0x0, 0x3) |
| |
| #define | TIMER1_CC2_PA4 SILABS_DBUS_TIMER1_CC2(0x0, 0x4) |
| |
| #define | TIMER1_CC2_PA5 SILABS_DBUS_TIMER1_CC2(0x0, 0x5) |
| |
| #define | TIMER1_CC2_PA6 SILABS_DBUS_TIMER1_CC2(0x0, 0x6) |
| |
| #define | TIMER1_CC2_PA7 SILABS_DBUS_TIMER1_CC2(0x0, 0x7) |
| |
| #define | TIMER1_CC2_PA8 SILABS_DBUS_TIMER1_CC2(0x0, 0x8) |
| |
| #define | TIMER1_CC2_PB0 SILABS_DBUS_TIMER1_CC2(0x1, 0x0) |
| |
| #define | TIMER1_CC2_PB1 SILABS_DBUS_TIMER1_CC2(0x1, 0x1) |
| |
| #define | TIMER1_CC2_PB2 SILABS_DBUS_TIMER1_CC2(0x1, 0x2) |
| |
| #define | TIMER1_CC2_PB3 SILABS_DBUS_TIMER1_CC2(0x1, 0x3) |
| |
| #define | TIMER1_CC2_PB4 SILABS_DBUS_TIMER1_CC2(0x1, 0x4) |
| |
| #define | TIMER1_CC2_PC0 SILABS_DBUS_TIMER1_CC2(0x2, 0x0) |
| |
| #define | TIMER1_CC2_PC1 SILABS_DBUS_TIMER1_CC2(0x2, 0x1) |
| |
| #define | TIMER1_CC2_PC2 SILABS_DBUS_TIMER1_CC2(0x2, 0x2) |
| |
| #define | TIMER1_CC2_PC3 SILABS_DBUS_TIMER1_CC2(0x2, 0x3) |
| |
| #define | TIMER1_CC2_PC4 SILABS_DBUS_TIMER1_CC2(0x2, 0x4) |
| |
| #define | TIMER1_CC2_PC5 SILABS_DBUS_TIMER1_CC2(0x2, 0x5) |
| |
| #define | TIMER1_CC2_PC6 SILABS_DBUS_TIMER1_CC2(0x2, 0x6) |
| |
| #define | TIMER1_CC2_PC7 SILABS_DBUS_TIMER1_CC2(0x2, 0x7) |
| |
| #define | TIMER1_CC2_PD0 SILABS_DBUS_TIMER1_CC2(0x3, 0x0) |
| |
| #define | TIMER1_CC2_PD1 SILABS_DBUS_TIMER1_CC2(0x3, 0x1) |
| |
| #define | TIMER1_CC2_PD2 SILABS_DBUS_TIMER1_CC2(0x3, 0x2) |
| |
| #define | TIMER1_CC2_PD3 SILABS_DBUS_TIMER1_CC2(0x3, 0x3) |
| |
| #define | TIMER1_CDTI0_PA0 SILABS_DBUS_TIMER1_CDTI0(0x0, 0x0) |
| |
| #define | TIMER1_CDTI0_PA1 SILABS_DBUS_TIMER1_CDTI0(0x0, 0x1) |
| |
| #define | TIMER1_CDTI0_PA2 SILABS_DBUS_TIMER1_CDTI0(0x0, 0x2) |
| |
| #define | TIMER1_CDTI0_PA3 SILABS_DBUS_TIMER1_CDTI0(0x0, 0x3) |
| |
| #define | TIMER1_CDTI0_PA4 SILABS_DBUS_TIMER1_CDTI0(0x0, 0x4) |
| |
| #define | TIMER1_CDTI0_PA5 SILABS_DBUS_TIMER1_CDTI0(0x0, 0x5) |
| |
| #define | TIMER1_CDTI0_PA6 SILABS_DBUS_TIMER1_CDTI0(0x0, 0x6) |
| |
| #define | TIMER1_CDTI0_PA7 SILABS_DBUS_TIMER1_CDTI0(0x0, 0x7) |
| |
| #define | TIMER1_CDTI0_PA8 SILABS_DBUS_TIMER1_CDTI0(0x0, 0x8) |
| |
| #define | TIMER1_CDTI0_PB0 SILABS_DBUS_TIMER1_CDTI0(0x1, 0x0) |
| |
| #define | TIMER1_CDTI0_PB1 SILABS_DBUS_TIMER1_CDTI0(0x1, 0x1) |
| |
| #define | TIMER1_CDTI0_PB2 SILABS_DBUS_TIMER1_CDTI0(0x1, 0x2) |
| |
| #define | TIMER1_CDTI0_PB3 SILABS_DBUS_TIMER1_CDTI0(0x1, 0x3) |
| |
| #define | TIMER1_CDTI0_PB4 SILABS_DBUS_TIMER1_CDTI0(0x1, 0x4) |
| |
| #define | TIMER1_CDTI0_PC0 SILABS_DBUS_TIMER1_CDTI0(0x2, 0x0) |
| |
| #define | TIMER1_CDTI0_PC1 SILABS_DBUS_TIMER1_CDTI0(0x2, 0x1) |
| |
| #define | TIMER1_CDTI0_PC2 SILABS_DBUS_TIMER1_CDTI0(0x2, 0x2) |
| |
| #define | TIMER1_CDTI0_PC3 SILABS_DBUS_TIMER1_CDTI0(0x2, 0x3) |
| |
| #define | TIMER1_CDTI0_PC4 SILABS_DBUS_TIMER1_CDTI0(0x2, 0x4) |
| |
| #define | TIMER1_CDTI0_PC5 SILABS_DBUS_TIMER1_CDTI0(0x2, 0x5) |
| |
| #define | TIMER1_CDTI0_PC6 SILABS_DBUS_TIMER1_CDTI0(0x2, 0x6) |
| |
| #define | TIMER1_CDTI0_PC7 SILABS_DBUS_TIMER1_CDTI0(0x2, 0x7) |
| |
| #define | TIMER1_CDTI0_PD0 SILABS_DBUS_TIMER1_CDTI0(0x3, 0x0) |
| |
| #define | TIMER1_CDTI0_PD1 SILABS_DBUS_TIMER1_CDTI0(0x3, 0x1) |
| |
| #define | TIMER1_CDTI0_PD2 SILABS_DBUS_TIMER1_CDTI0(0x3, 0x2) |
| |
| #define | TIMER1_CDTI0_PD3 SILABS_DBUS_TIMER1_CDTI0(0x3, 0x3) |
| |
| #define | TIMER1_CDTI1_PA0 SILABS_DBUS_TIMER1_CDTI1(0x0, 0x0) |
| |
| #define | TIMER1_CDTI1_PA1 SILABS_DBUS_TIMER1_CDTI1(0x0, 0x1) |
| |
| #define | TIMER1_CDTI1_PA2 SILABS_DBUS_TIMER1_CDTI1(0x0, 0x2) |
| |
| #define | TIMER1_CDTI1_PA3 SILABS_DBUS_TIMER1_CDTI1(0x0, 0x3) |
| |
| #define | TIMER1_CDTI1_PA4 SILABS_DBUS_TIMER1_CDTI1(0x0, 0x4) |
| |
| #define | TIMER1_CDTI1_PA5 SILABS_DBUS_TIMER1_CDTI1(0x0, 0x5) |
| |
| #define | TIMER1_CDTI1_PA6 SILABS_DBUS_TIMER1_CDTI1(0x0, 0x6) |
| |
| #define | TIMER1_CDTI1_PA7 SILABS_DBUS_TIMER1_CDTI1(0x0, 0x7) |
| |
| #define | TIMER1_CDTI1_PA8 SILABS_DBUS_TIMER1_CDTI1(0x0, 0x8) |
| |
| #define | TIMER1_CDTI1_PB0 SILABS_DBUS_TIMER1_CDTI1(0x1, 0x0) |
| |
| #define | TIMER1_CDTI1_PB1 SILABS_DBUS_TIMER1_CDTI1(0x1, 0x1) |
| |
| #define | TIMER1_CDTI1_PB2 SILABS_DBUS_TIMER1_CDTI1(0x1, 0x2) |
| |
| #define | TIMER1_CDTI1_PB3 SILABS_DBUS_TIMER1_CDTI1(0x1, 0x3) |
| |
| #define | TIMER1_CDTI1_PB4 SILABS_DBUS_TIMER1_CDTI1(0x1, 0x4) |
| |
| #define | TIMER1_CDTI1_PC0 SILABS_DBUS_TIMER1_CDTI1(0x2, 0x0) |
| |
| #define | TIMER1_CDTI1_PC1 SILABS_DBUS_TIMER1_CDTI1(0x2, 0x1) |
| |
| #define | TIMER1_CDTI1_PC2 SILABS_DBUS_TIMER1_CDTI1(0x2, 0x2) |
| |
| #define | TIMER1_CDTI1_PC3 SILABS_DBUS_TIMER1_CDTI1(0x2, 0x3) |
| |
| #define | TIMER1_CDTI1_PC4 SILABS_DBUS_TIMER1_CDTI1(0x2, 0x4) |
| |
| #define | TIMER1_CDTI1_PC5 SILABS_DBUS_TIMER1_CDTI1(0x2, 0x5) |
| |
| #define | TIMER1_CDTI1_PC6 SILABS_DBUS_TIMER1_CDTI1(0x2, 0x6) |
| |
| #define | TIMER1_CDTI1_PC7 SILABS_DBUS_TIMER1_CDTI1(0x2, 0x7) |
| |
| #define | TIMER1_CDTI1_PD0 SILABS_DBUS_TIMER1_CDTI1(0x3, 0x0) |
| |
| #define | TIMER1_CDTI1_PD1 SILABS_DBUS_TIMER1_CDTI1(0x3, 0x1) |
| |
| #define | TIMER1_CDTI1_PD2 SILABS_DBUS_TIMER1_CDTI1(0x3, 0x2) |
| |
| #define | TIMER1_CDTI1_PD3 SILABS_DBUS_TIMER1_CDTI1(0x3, 0x3) |
| |
| #define | TIMER1_CDTI2_PA0 SILABS_DBUS_TIMER1_CDTI2(0x0, 0x0) |
| |
| #define | TIMER1_CDTI2_PA1 SILABS_DBUS_TIMER1_CDTI2(0x0, 0x1) |
| |
| #define | TIMER1_CDTI2_PA2 SILABS_DBUS_TIMER1_CDTI2(0x0, 0x2) |
| |
| #define | TIMER1_CDTI2_PA3 SILABS_DBUS_TIMER1_CDTI2(0x0, 0x3) |
| |
| #define | TIMER1_CDTI2_PA4 SILABS_DBUS_TIMER1_CDTI2(0x0, 0x4) |
| |
| #define | TIMER1_CDTI2_PA5 SILABS_DBUS_TIMER1_CDTI2(0x0, 0x5) |
| |
| #define | TIMER1_CDTI2_PA6 SILABS_DBUS_TIMER1_CDTI2(0x0, 0x6) |
| |
| #define | TIMER1_CDTI2_PA7 SILABS_DBUS_TIMER1_CDTI2(0x0, 0x7) |
| |
| #define | TIMER1_CDTI2_PA8 SILABS_DBUS_TIMER1_CDTI2(0x0, 0x8) |
| |
| #define | TIMER1_CDTI2_PB0 SILABS_DBUS_TIMER1_CDTI2(0x1, 0x0) |
| |
| #define | TIMER1_CDTI2_PB1 SILABS_DBUS_TIMER1_CDTI2(0x1, 0x1) |
| |
| #define | TIMER1_CDTI2_PB2 SILABS_DBUS_TIMER1_CDTI2(0x1, 0x2) |
| |
| #define | TIMER1_CDTI2_PB3 SILABS_DBUS_TIMER1_CDTI2(0x1, 0x3) |
| |
| #define | TIMER1_CDTI2_PB4 SILABS_DBUS_TIMER1_CDTI2(0x1, 0x4) |
| |
| #define | TIMER1_CDTI2_PC0 SILABS_DBUS_TIMER1_CDTI2(0x2, 0x0) |
| |
| #define | TIMER1_CDTI2_PC1 SILABS_DBUS_TIMER1_CDTI2(0x2, 0x1) |
| |
| #define | TIMER1_CDTI2_PC2 SILABS_DBUS_TIMER1_CDTI2(0x2, 0x2) |
| |
| #define | TIMER1_CDTI2_PC3 SILABS_DBUS_TIMER1_CDTI2(0x2, 0x3) |
| |
| #define | TIMER1_CDTI2_PC4 SILABS_DBUS_TIMER1_CDTI2(0x2, 0x4) |
| |
| #define | TIMER1_CDTI2_PC5 SILABS_DBUS_TIMER1_CDTI2(0x2, 0x5) |
| |
| #define | TIMER1_CDTI2_PC6 SILABS_DBUS_TIMER1_CDTI2(0x2, 0x6) |
| |
| #define | TIMER1_CDTI2_PC7 SILABS_DBUS_TIMER1_CDTI2(0x2, 0x7) |
| |
| #define | TIMER1_CDTI2_PD0 SILABS_DBUS_TIMER1_CDTI2(0x3, 0x0) |
| |
| #define | TIMER1_CDTI2_PD1 SILABS_DBUS_TIMER1_CDTI2(0x3, 0x1) |
| |
| #define | TIMER1_CDTI2_PD2 SILABS_DBUS_TIMER1_CDTI2(0x3, 0x2) |
| |
| #define | TIMER1_CDTI2_PD3 SILABS_DBUS_TIMER1_CDTI2(0x3, 0x3) |
| |
| #define | TIMER2_CC0_PA0 SILABS_DBUS_TIMER2_CC0(0x0, 0x0) |
| |
| #define | TIMER2_CC0_PA1 SILABS_DBUS_TIMER2_CC0(0x0, 0x1) |
| |
| #define | TIMER2_CC0_PA2 SILABS_DBUS_TIMER2_CC0(0x0, 0x2) |
| |
| #define | TIMER2_CC0_PA3 SILABS_DBUS_TIMER2_CC0(0x0, 0x3) |
| |
| #define | TIMER2_CC0_PA4 SILABS_DBUS_TIMER2_CC0(0x0, 0x4) |
| |
| #define | TIMER2_CC0_PA5 SILABS_DBUS_TIMER2_CC0(0x0, 0x5) |
| |
| #define | TIMER2_CC0_PA6 SILABS_DBUS_TIMER2_CC0(0x0, 0x6) |
| |
| #define | TIMER2_CC0_PA7 SILABS_DBUS_TIMER2_CC0(0x0, 0x7) |
| |
| #define | TIMER2_CC0_PA8 SILABS_DBUS_TIMER2_CC0(0x0, 0x8) |
| |
| #define | TIMER2_CC0_PB0 SILABS_DBUS_TIMER2_CC0(0x1, 0x0) |
| |
| #define | TIMER2_CC0_PB1 SILABS_DBUS_TIMER2_CC0(0x1, 0x1) |
| |
| #define | TIMER2_CC0_PB2 SILABS_DBUS_TIMER2_CC0(0x1, 0x2) |
| |
| #define | TIMER2_CC0_PB3 SILABS_DBUS_TIMER2_CC0(0x1, 0x3) |
| |
| #define | TIMER2_CC0_PB4 SILABS_DBUS_TIMER2_CC0(0x1, 0x4) |
| |
| #define | TIMER2_CC1_PA0 SILABS_DBUS_TIMER2_CC1(0x0, 0x0) |
| |
| #define | TIMER2_CC1_PA1 SILABS_DBUS_TIMER2_CC1(0x0, 0x1) |
| |
| #define | TIMER2_CC1_PA2 SILABS_DBUS_TIMER2_CC1(0x0, 0x2) |
| |
| #define | TIMER2_CC1_PA3 SILABS_DBUS_TIMER2_CC1(0x0, 0x3) |
| |
| #define | TIMER2_CC1_PA4 SILABS_DBUS_TIMER2_CC1(0x0, 0x4) |
| |
| #define | TIMER2_CC1_PA5 SILABS_DBUS_TIMER2_CC1(0x0, 0x5) |
| |
| #define | TIMER2_CC1_PA6 SILABS_DBUS_TIMER2_CC1(0x0, 0x6) |
| |
| #define | TIMER2_CC1_PA7 SILABS_DBUS_TIMER2_CC1(0x0, 0x7) |
| |
| #define | TIMER2_CC1_PA8 SILABS_DBUS_TIMER2_CC1(0x0, 0x8) |
| |
| #define | TIMER2_CC1_PB0 SILABS_DBUS_TIMER2_CC1(0x1, 0x0) |
| |
| #define | TIMER2_CC1_PB1 SILABS_DBUS_TIMER2_CC1(0x1, 0x1) |
| |
| #define | TIMER2_CC1_PB2 SILABS_DBUS_TIMER2_CC1(0x1, 0x2) |
| |
| #define | TIMER2_CC1_PB3 SILABS_DBUS_TIMER2_CC1(0x1, 0x3) |
| |
| #define | TIMER2_CC1_PB4 SILABS_DBUS_TIMER2_CC1(0x1, 0x4) |
| |
| #define | TIMER2_CC2_PA0 SILABS_DBUS_TIMER2_CC2(0x0, 0x0) |
| |
| #define | TIMER2_CC2_PA1 SILABS_DBUS_TIMER2_CC2(0x0, 0x1) |
| |
| #define | TIMER2_CC2_PA2 SILABS_DBUS_TIMER2_CC2(0x0, 0x2) |
| |
| #define | TIMER2_CC2_PA3 SILABS_DBUS_TIMER2_CC2(0x0, 0x3) |
| |
| #define | TIMER2_CC2_PA4 SILABS_DBUS_TIMER2_CC2(0x0, 0x4) |
| |
| #define | TIMER2_CC2_PA5 SILABS_DBUS_TIMER2_CC2(0x0, 0x5) |
| |
| #define | TIMER2_CC2_PA6 SILABS_DBUS_TIMER2_CC2(0x0, 0x6) |
| |
| #define | TIMER2_CC2_PA7 SILABS_DBUS_TIMER2_CC2(0x0, 0x7) |
| |
| #define | TIMER2_CC2_PA8 SILABS_DBUS_TIMER2_CC2(0x0, 0x8) |
| |
| #define | TIMER2_CC2_PB0 SILABS_DBUS_TIMER2_CC2(0x1, 0x0) |
| |
| #define | TIMER2_CC2_PB1 SILABS_DBUS_TIMER2_CC2(0x1, 0x1) |
| |
| #define | TIMER2_CC2_PB2 SILABS_DBUS_TIMER2_CC2(0x1, 0x2) |
| |
| #define | TIMER2_CC2_PB3 SILABS_DBUS_TIMER2_CC2(0x1, 0x3) |
| |
| #define | TIMER2_CC2_PB4 SILABS_DBUS_TIMER2_CC2(0x1, 0x4) |
| |
| #define | TIMER2_CDTI0_PA0 SILABS_DBUS_TIMER2_CDTI0(0x0, 0x0) |
| |
| #define | TIMER2_CDTI0_PA1 SILABS_DBUS_TIMER2_CDTI0(0x0, 0x1) |
| |
| #define | TIMER2_CDTI0_PA2 SILABS_DBUS_TIMER2_CDTI0(0x0, 0x2) |
| |
| #define | TIMER2_CDTI0_PA3 SILABS_DBUS_TIMER2_CDTI0(0x0, 0x3) |
| |
| #define | TIMER2_CDTI0_PA4 SILABS_DBUS_TIMER2_CDTI0(0x0, 0x4) |
| |
| #define | TIMER2_CDTI0_PA5 SILABS_DBUS_TIMER2_CDTI0(0x0, 0x5) |
| |
| #define | TIMER2_CDTI0_PA6 SILABS_DBUS_TIMER2_CDTI0(0x0, 0x6) |
| |
| #define | TIMER2_CDTI0_PA7 SILABS_DBUS_TIMER2_CDTI0(0x0, 0x7) |
| |
| #define | TIMER2_CDTI0_PA8 SILABS_DBUS_TIMER2_CDTI0(0x0, 0x8) |
| |
| #define | TIMER2_CDTI0_PB0 SILABS_DBUS_TIMER2_CDTI0(0x1, 0x0) |
| |
| #define | TIMER2_CDTI0_PB1 SILABS_DBUS_TIMER2_CDTI0(0x1, 0x1) |
| |
| #define | TIMER2_CDTI0_PB2 SILABS_DBUS_TIMER2_CDTI0(0x1, 0x2) |
| |
| #define | TIMER2_CDTI0_PB3 SILABS_DBUS_TIMER2_CDTI0(0x1, 0x3) |
| |
| #define | TIMER2_CDTI0_PB4 SILABS_DBUS_TIMER2_CDTI0(0x1, 0x4) |
| |
| #define | TIMER2_CDTI1_PA0 SILABS_DBUS_TIMER2_CDTI1(0x0, 0x0) |
| |
| #define | TIMER2_CDTI1_PA1 SILABS_DBUS_TIMER2_CDTI1(0x0, 0x1) |
| |
| #define | TIMER2_CDTI1_PA2 SILABS_DBUS_TIMER2_CDTI1(0x0, 0x2) |
| |
| #define | TIMER2_CDTI1_PA3 SILABS_DBUS_TIMER2_CDTI1(0x0, 0x3) |
| |
| #define | TIMER2_CDTI1_PA4 SILABS_DBUS_TIMER2_CDTI1(0x0, 0x4) |
| |
| #define | TIMER2_CDTI1_PA5 SILABS_DBUS_TIMER2_CDTI1(0x0, 0x5) |
| |
| #define | TIMER2_CDTI1_PA6 SILABS_DBUS_TIMER2_CDTI1(0x0, 0x6) |
| |
| #define | TIMER2_CDTI1_PA7 SILABS_DBUS_TIMER2_CDTI1(0x0, 0x7) |
| |
| #define | TIMER2_CDTI1_PA8 SILABS_DBUS_TIMER2_CDTI1(0x0, 0x8) |
| |
| #define | TIMER2_CDTI1_PB0 SILABS_DBUS_TIMER2_CDTI1(0x1, 0x0) |
| |
| #define | TIMER2_CDTI1_PB1 SILABS_DBUS_TIMER2_CDTI1(0x1, 0x1) |
| |
| #define | TIMER2_CDTI1_PB2 SILABS_DBUS_TIMER2_CDTI1(0x1, 0x2) |
| |
| #define | TIMER2_CDTI1_PB3 SILABS_DBUS_TIMER2_CDTI1(0x1, 0x3) |
| |
| #define | TIMER2_CDTI1_PB4 SILABS_DBUS_TIMER2_CDTI1(0x1, 0x4) |
| |
| #define | TIMER2_CDTI2_PA0 SILABS_DBUS_TIMER2_CDTI2(0x0, 0x0) |
| |
| #define | TIMER2_CDTI2_PA1 SILABS_DBUS_TIMER2_CDTI2(0x0, 0x1) |
| |
| #define | TIMER2_CDTI2_PA2 SILABS_DBUS_TIMER2_CDTI2(0x0, 0x2) |
| |
| #define | TIMER2_CDTI2_PA3 SILABS_DBUS_TIMER2_CDTI2(0x0, 0x3) |
| |
| #define | TIMER2_CDTI2_PA4 SILABS_DBUS_TIMER2_CDTI2(0x0, 0x4) |
| |
| #define | TIMER2_CDTI2_PA5 SILABS_DBUS_TIMER2_CDTI2(0x0, 0x5) |
| |
| #define | TIMER2_CDTI2_PA6 SILABS_DBUS_TIMER2_CDTI2(0x0, 0x6) |
| |
| #define | TIMER2_CDTI2_PA7 SILABS_DBUS_TIMER2_CDTI2(0x0, 0x7) |
| |
| #define | TIMER2_CDTI2_PA8 SILABS_DBUS_TIMER2_CDTI2(0x0, 0x8) |
| |
| #define | TIMER2_CDTI2_PB0 SILABS_DBUS_TIMER2_CDTI2(0x1, 0x0) |
| |
| #define | TIMER2_CDTI2_PB1 SILABS_DBUS_TIMER2_CDTI2(0x1, 0x1) |
| |
| #define | TIMER2_CDTI2_PB2 SILABS_DBUS_TIMER2_CDTI2(0x1, 0x2) |
| |
| #define | TIMER2_CDTI2_PB3 SILABS_DBUS_TIMER2_CDTI2(0x1, 0x3) |
| |
| #define | TIMER2_CDTI2_PB4 SILABS_DBUS_TIMER2_CDTI2(0x1, 0x4) |
| |
| #define | TIMER3_CC0_PC0 SILABS_DBUS_TIMER3_CC0(0x2, 0x0) |
| |
| #define | TIMER3_CC0_PC1 SILABS_DBUS_TIMER3_CC0(0x2, 0x1) |
| |
| #define | TIMER3_CC0_PC2 SILABS_DBUS_TIMER3_CC0(0x2, 0x2) |
| |
| #define | TIMER3_CC0_PC3 SILABS_DBUS_TIMER3_CC0(0x2, 0x3) |
| |
| #define | TIMER3_CC0_PC4 SILABS_DBUS_TIMER3_CC0(0x2, 0x4) |
| |
| #define | TIMER3_CC0_PC5 SILABS_DBUS_TIMER3_CC0(0x2, 0x5) |
| |
| #define | TIMER3_CC0_PC6 SILABS_DBUS_TIMER3_CC0(0x2, 0x6) |
| |
| #define | TIMER3_CC0_PC7 SILABS_DBUS_TIMER3_CC0(0x2, 0x7) |
| |
| #define | TIMER3_CC0_PD0 SILABS_DBUS_TIMER3_CC0(0x3, 0x0) |
| |
| #define | TIMER3_CC0_PD1 SILABS_DBUS_TIMER3_CC0(0x3, 0x1) |
| |
| #define | TIMER3_CC0_PD2 SILABS_DBUS_TIMER3_CC0(0x3, 0x2) |
| |
| #define | TIMER3_CC0_PD3 SILABS_DBUS_TIMER3_CC0(0x3, 0x3) |
| |
| #define | TIMER3_CC1_PC0 SILABS_DBUS_TIMER3_CC1(0x2, 0x0) |
| |
| #define | TIMER3_CC1_PC1 SILABS_DBUS_TIMER3_CC1(0x2, 0x1) |
| |
| #define | TIMER3_CC1_PC2 SILABS_DBUS_TIMER3_CC1(0x2, 0x2) |
| |
| #define | TIMER3_CC1_PC3 SILABS_DBUS_TIMER3_CC1(0x2, 0x3) |
| |
| #define | TIMER3_CC1_PC4 SILABS_DBUS_TIMER3_CC1(0x2, 0x4) |
| |
| #define | TIMER3_CC1_PC5 SILABS_DBUS_TIMER3_CC1(0x2, 0x5) |
| |
| #define | TIMER3_CC1_PC6 SILABS_DBUS_TIMER3_CC1(0x2, 0x6) |
| |
| #define | TIMER3_CC1_PC7 SILABS_DBUS_TIMER3_CC1(0x2, 0x7) |
| |
| #define | TIMER3_CC1_PD0 SILABS_DBUS_TIMER3_CC1(0x3, 0x0) |
| |
| #define | TIMER3_CC1_PD1 SILABS_DBUS_TIMER3_CC1(0x3, 0x1) |
| |
| #define | TIMER3_CC1_PD2 SILABS_DBUS_TIMER3_CC1(0x3, 0x2) |
| |
| #define | TIMER3_CC1_PD3 SILABS_DBUS_TIMER3_CC1(0x3, 0x3) |
| |
| #define | TIMER3_CC2_PC0 SILABS_DBUS_TIMER3_CC2(0x2, 0x0) |
| |
| #define | TIMER3_CC2_PC1 SILABS_DBUS_TIMER3_CC2(0x2, 0x1) |
| |
| #define | TIMER3_CC2_PC2 SILABS_DBUS_TIMER3_CC2(0x2, 0x2) |
| |
| #define | TIMER3_CC2_PC3 SILABS_DBUS_TIMER3_CC2(0x2, 0x3) |
| |
| #define | TIMER3_CC2_PC4 SILABS_DBUS_TIMER3_CC2(0x2, 0x4) |
| |
| #define | TIMER3_CC2_PC5 SILABS_DBUS_TIMER3_CC2(0x2, 0x5) |
| |
| #define | TIMER3_CC2_PC6 SILABS_DBUS_TIMER3_CC2(0x2, 0x6) |
| |
| #define | TIMER3_CC2_PC7 SILABS_DBUS_TIMER3_CC2(0x2, 0x7) |
| |
| #define | TIMER3_CC2_PD0 SILABS_DBUS_TIMER3_CC2(0x3, 0x0) |
| |
| #define | TIMER3_CC2_PD1 SILABS_DBUS_TIMER3_CC2(0x3, 0x1) |
| |
| #define | TIMER3_CC2_PD2 SILABS_DBUS_TIMER3_CC2(0x3, 0x2) |
| |
| #define | TIMER3_CC2_PD3 SILABS_DBUS_TIMER3_CC2(0x3, 0x3) |
| |
| #define | TIMER3_CDTI0_PC0 SILABS_DBUS_TIMER3_CDTI0(0x2, 0x0) |
| |
| #define | TIMER3_CDTI0_PC1 SILABS_DBUS_TIMER3_CDTI0(0x2, 0x1) |
| |
| #define | TIMER3_CDTI0_PC2 SILABS_DBUS_TIMER3_CDTI0(0x2, 0x2) |
| |
| #define | TIMER3_CDTI0_PC3 SILABS_DBUS_TIMER3_CDTI0(0x2, 0x3) |
| |
| #define | TIMER3_CDTI0_PC4 SILABS_DBUS_TIMER3_CDTI0(0x2, 0x4) |
| |
| #define | TIMER3_CDTI0_PC5 SILABS_DBUS_TIMER3_CDTI0(0x2, 0x5) |
| |
| #define | TIMER3_CDTI0_PC6 SILABS_DBUS_TIMER3_CDTI0(0x2, 0x6) |
| |
| #define | TIMER3_CDTI0_PC7 SILABS_DBUS_TIMER3_CDTI0(0x2, 0x7) |
| |
| #define | TIMER3_CDTI0_PD0 SILABS_DBUS_TIMER3_CDTI0(0x3, 0x0) |
| |
| #define | TIMER3_CDTI0_PD1 SILABS_DBUS_TIMER3_CDTI0(0x3, 0x1) |
| |
| #define | TIMER3_CDTI0_PD2 SILABS_DBUS_TIMER3_CDTI0(0x3, 0x2) |
| |
| #define | TIMER3_CDTI0_PD3 SILABS_DBUS_TIMER3_CDTI0(0x3, 0x3) |
| |
| #define | TIMER3_CDTI1_PC0 SILABS_DBUS_TIMER3_CDTI1(0x2, 0x0) |
| |
| #define | TIMER3_CDTI1_PC1 SILABS_DBUS_TIMER3_CDTI1(0x2, 0x1) |
| |
| #define | TIMER3_CDTI1_PC2 SILABS_DBUS_TIMER3_CDTI1(0x2, 0x2) |
| |
| #define | TIMER3_CDTI1_PC3 SILABS_DBUS_TIMER3_CDTI1(0x2, 0x3) |
| |
| #define | TIMER3_CDTI1_PC4 SILABS_DBUS_TIMER3_CDTI1(0x2, 0x4) |
| |
| #define | TIMER3_CDTI1_PC5 SILABS_DBUS_TIMER3_CDTI1(0x2, 0x5) |
| |
| #define | TIMER3_CDTI1_PC6 SILABS_DBUS_TIMER3_CDTI1(0x2, 0x6) |
| |
| #define | TIMER3_CDTI1_PC7 SILABS_DBUS_TIMER3_CDTI1(0x2, 0x7) |
| |
| #define | TIMER3_CDTI1_PD0 SILABS_DBUS_TIMER3_CDTI1(0x3, 0x0) |
| |
| #define | TIMER3_CDTI1_PD1 SILABS_DBUS_TIMER3_CDTI1(0x3, 0x1) |
| |
| #define | TIMER3_CDTI1_PD2 SILABS_DBUS_TIMER3_CDTI1(0x3, 0x2) |
| |
| #define | TIMER3_CDTI1_PD3 SILABS_DBUS_TIMER3_CDTI1(0x3, 0x3) |
| |
| #define | TIMER3_CDTI2_PC0 SILABS_DBUS_TIMER3_CDTI2(0x2, 0x0) |
| |
| #define | TIMER3_CDTI2_PC1 SILABS_DBUS_TIMER3_CDTI2(0x2, 0x1) |
| |
| #define | TIMER3_CDTI2_PC2 SILABS_DBUS_TIMER3_CDTI2(0x2, 0x2) |
| |
| #define | TIMER3_CDTI2_PC3 SILABS_DBUS_TIMER3_CDTI2(0x2, 0x3) |
| |
| #define | TIMER3_CDTI2_PC4 SILABS_DBUS_TIMER3_CDTI2(0x2, 0x4) |
| |
| #define | TIMER3_CDTI2_PC5 SILABS_DBUS_TIMER3_CDTI2(0x2, 0x5) |
| |
| #define | TIMER3_CDTI2_PC6 SILABS_DBUS_TIMER3_CDTI2(0x2, 0x6) |
| |
| #define | TIMER3_CDTI2_PC7 SILABS_DBUS_TIMER3_CDTI2(0x2, 0x7) |
| |
| #define | TIMER3_CDTI2_PD0 SILABS_DBUS_TIMER3_CDTI2(0x3, 0x0) |
| |
| #define | TIMER3_CDTI2_PD1 SILABS_DBUS_TIMER3_CDTI2(0x3, 0x1) |
| |
| #define | TIMER3_CDTI2_PD2 SILABS_DBUS_TIMER3_CDTI2(0x3, 0x2) |
| |
| #define | TIMER3_CDTI2_PD3 SILABS_DBUS_TIMER3_CDTI2(0x3, 0x3) |
| |
| #define | TIMER4_CC0_PA0 SILABS_DBUS_TIMER4_CC0(0x0, 0x0) |
| |
| #define | TIMER4_CC0_PA1 SILABS_DBUS_TIMER4_CC0(0x0, 0x1) |
| |
| #define | TIMER4_CC0_PA2 SILABS_DBUS_TIMER4_CC0(0x0, 0x2) |
| |
| #define | TIMER4_CC0_PA3 SILABS_DBUS_TIMER4_CC0(0x0, 0x3) |
| |
| #define | TIMER4_CC0_PA4 SILABS_DBUS_TIMER4_CC0(0x0, 0x4) |
| |
| #define | TIMER4_CC0_PA5 SILABS_DBUS_TIMER4_CC0(0x0, 0x5) |
| |
| #define | TIMER4_CC0_PA6 SILABS_DBUS_TIMER4_CC0(0x0, 0x6) |
| |
| #define | TIMER4_CC0_PA7 SILABS_DBUS_TIMER4_CC0(0x0, 0x7) |
| |
| #define | TIMER4_CC0_PA8 SILABS_DBUS_TIMER4_CC0(0x0, 0x8) |
| |
| #define | TIMER4_CC0_PB0 SILABS_DBUS_TIMER4_CC0(0x1, 0x0) |
| |
| #define | TIMER4_CC0_PB1 SILABS_DBUS_TIMER4_CC0(0x1, 0x1) |
| |
| #define | TIMER4_CC0_PB2 SILABS_DBUS_TIMER4_CC0(0x1, 0x2) |
| |
| #define | TIMER4_CC0_PB3 SILABS_DBUS_TIMER4_CC0(0x1, 0x3) |
| |
| #define | TIMER4_CC0_PB4 SILABS_DBUS_TIMER4_CC0(0x1, 0x4) |
| |
| #define | TIMER4_CC1_PA0 SILABS_DBUS_TIMER4_CC1(0x0, 0x0) |
| |
| #define | TIMER4_CC1_PA1 SILABS_DBUS_TIMER4_CC1(0x0, 0x1) |
| |
| #define | TIMER4_CC1_PA2 SILABS_DBUS_TIMER4_CC1(0x0, 0x2) |
| |
| #define | TIMER4_CC1_PA3 SILABS_DBUS_TIMER4_CC1(0x0, 0x3) |
| |
| #define | TIMER4_CC1_PA4 SILABS_DBUS_TIMER4_CC1(0x0, 0x4) |
| |
| #define | TIMER4_CC1_PA5 SILABS_DBUS_TIMER4_CC1(0x0, 0x5) |
| |
| #define | TIMER4_CC1_PA6 SILABS_DBUS_TIMER4_CC1(0x0, 0x6) |
| |
| #define | TIMER4_CC1_PA7 SILABS_DBUS_TIMER4_CC1(0x0, 0x7) |
| |
| #define | TIMER4_CC1_PA8 SILABS_DBUS_TIMER4_CC1(0x0, 0x8) |
| |
| #define | TIMER4_CC1_PB0 SILABS_DBUS_TIMER4_CC1(0x1, 0x0) |
| |
| #define | TIMER4_CC1_PB1 SILABS_DBUS_TIMER4_CC1(0x1, 0x1) |
| |
| #define | TIMER4_CC1_PB2 SILABS_DBUS_TIMER4_CC1(0x1, 0x2) |
| |
| #define | TIMER4_CC1_PB3 SILABS_DBUS_TIMER4_CC1(0x1, 0x3) |
| |
| #define | TIMER4_CC1_PB4 SILABS_DBUS_TIMER4_CC1(0x1, 0x4) |
| |
| #define | TIMER4_CC2_PA0 SILABS_DBUS_TIMER4_CC2(0x0, 0x0) |
| |
| #define | TIMER4_CC2_PA1 SILABS_DBUS_TIMER4_CC2(0x0, 0x1) |
| |
| #define | TIMER4_CC2_PA2 SILABS_DBUS_TIMER4_CC2(0x0, 0x2) |
| |
| #define | TIMER4_CC2_PA3 SILABS_DBUS_TIMER4_CC2(0x0, 0x3) |
| |
| #define | TIMER4_CC2_PA4 SILABS_DBUS_TIMER4_CC2(0x0, 0x4) |
| |
| #define | TIMER4_CC2_PA5 SILABS_DBUS_TIMER4_CC2(0x0, 0x5) |
| |
| #define | TIMER4_CC2_PA6 SILABS_DBUS_TIMER4_CC2(0x0, 0x6) |
| |
| #define | TIMER4_CC2_PA7 SILABS_DBUS_TIMER4_CC2(0x0, 0x7) |
| |
| #define | TIMER4_CC2_PA8 SILABS_DBUS_TIMER4_CC2(0x0, 0x8) |
| |
| #define | TIMER4_CC2_PB0 SILABS_DBUS_TIMER4_CC2(0x1, 0x0) |
| |
| #define | TIMER4_CC2_PB1 SILABS_DBUS_TIMER4_CC2(0x1, 0x1) |
| |
| #define | TIMER4_CC2_PB2 SILABS_DBUS_TIMER4_CC2(0x1, 0x2) |
| |
| #define | TIMER4_CC2_PB3 SILABS_DBUS_TIMER4_CC2(0x1, 0x3) |
| |
| #define | TIMER4_CC2_PB4 SILABS_DBUS_TIMER4_CC2(0x1, 0x4) |
| |
| #define | TIMER4_CDTI0_PA0 SILABS_DBUS_TIMER4_CDTI0(0x0, 0x0) |
| |
| #define | TIMER4_CDTI0_PA1 SILABS_DBUS_TIMER4_CDTI0(0x0, 0x1) |
| |
| #define | TIMER4_CDTI0_PA2 SILABS_DBUS_TIMER4_CDTI0(0x0, 0x2) |
| |
| #define | TIMER4_CDTI0_PA3 SILABS_DBUS_TIMER4_CDTI0(0x0, 0x3) |
| |
| #define | TIMER4_CDTI0_PA4 SILABS_DBUS_TIMER4_CDTI0(0x0, 0x4) |
| |
| #define | TIMER4_CDTI0_PA5 SILABS_DBUS_TIMER4_CDTI0(0x0, 0x5) |
| |
| #define | TIMER4_CDTI0_PA6 SILABS_DBUS_TIMER4_CDTI0(0x0, 0x6) |
| |
| #define | TIMER4_CDTI0_PA7 SILABS_DBUS_TIMER4_CDTI0(0x0, 0x7) |
| |
| #define | TIMER4_CDTI0_PA8 SILABS_DBUS_TIMER4_CDTI0(0x0, 0x8) |
| |
| #define | TIMER4_CDTI0_PB0 SILABS_DBUS_TIMER4_CDTI0(0x1, 0x0) |
| |
| #define | TIMER4_CDTI0_PB1 SILABS_DBUS_TIMER4_CDTI0(0x1, 0x1) |
| |
| #define | TIMER4_CDTI0_PB2 SILABS_DBUS_TIMER4_CDTI0(0x1, 0x2) |
| |
| #define | TIMER4_CDTI0_PB3 SILABS_DBUS_TIMER4_CDTI0(0x1, 0x3) |
| |
| #define | TIMER4_CDTI0_PB4 SILABS_DBUS_TIMER4_CDTI0(0x1, 0x4) |
| |
| #define | TIMER4_CDTI1_PA0 SILABS_DBUS_TIMER4_CDTI1(0x0, 0x0) |
| |
| #define | TIMER4_CDTI1_PA1 SILABS_DBUS_TIMER4_CDTI1(0x0, 0x1) |
| |
| #define | TIMER4_CDTI1_PA2 SILABS_DBUS_TIMER4_CDTI1(0x0, 0x2) |
| |
| #define | TIMER4_CDTI1_PA3 SILABS_DBUS_TIMER4_CDTI1(0x0, 0x3) |
| |
| #define | TIMER4_CDTI1_PA4 SILABS_DBUS_TIMER4_CDTI1(0x0, 0x4) |
| |
| #define | TIMER4_CDTI1_PA5 SILABS_DBUS_TIMER4_CDTI1(0x0, 0x5) |
| |
| #define | TIMER4_CDTI1_PA6 SILABS_DBUS_TIMER4_CDTI1(0x0, 0x6) |
| |
| #define | TIMER4_CDTI1_PA7 SILABS_DBUS_TIMER4_CDTI1(0x0, 0x7) |
| |
| #define | TIMER4_CDTI1_PA8 SILABS_DBUS_TIMER4_CDTI1(0x0, 0x8) |
| |
| #define | TIMER4_CDTI1_PB0 SILABS_DBUS_TIMER4_CDTI1(0x1, 0x0) |
| |
| #define | TIMER4_CDTI1_PB1 SILABS_DBUS_TIMER4_CDTI1(0x1, 0x1) |
| |
| #define | TIMER4_CDTI1_PB2 SILABS_DBUS_TIMER4_CDTI1(0x1, 0x2) |
| |
| #define | TIMER4_CDTI1_PB3 SILABS_DBUS_TIMER4_CDTI1(0x1, 0x3) |
| |
| #define | TIMER4_CDTI1_PB4 SILABS_DBUS_TIMER4_CDTI1(0x1, 0x4) |
| |
| #define | TIMER4_CDTI2_PA0 SILABS_DBUS_TIMER4_CDTI2(0x0, 0x0) |
| |
| #define | TIMER4_CDTI2_PA1 SILABS_DBUS_TIMER4_CDTI2(0x0, 0x1) |
| |
| #define | TIMER4_CDTI2_PA2 SILABS_DBUS_TIMER4_CDTI2(0x0, 0x2) |
| |
| #define | TIMER4_CDTI2_PA3 SILABS_DBUS_TIMER4_CDTI2(0x0, 0x3) |
| |
| #define | TIMER4_CDTI2_PA4 SILABS_DBUS_TIMER4_CDTI2(0x0, 0x4) |
| |
| #define | TIMER4_CDTI2_PA5 SILABS_DBUS_TIMER4_CDTI2(0x0, 0x5) |
| |
| #define | TIMER4_CDTI2_PA6 SILABS_DBUS_TIMER4_CDTI2(0x0, 0x6) |
| |
| #define | TIMER4_CDTI2_PA7 SILABS_DBUS_TIMER4_CDTI2(0x0, 0x7) |
| |
| #define | TIMER4_CDTI2_PA8 SILABS_DBUS_TIMER4_CDTI2(0x0, 0x8) |
| |
| #define | TIMER4_CDTI2_PB0 SILABS_DBUS_TIMER4_CDTI2(0x1, 0x0) |
| |
| #define | TIMER4_CDTI2_PB1 SILABS_DBUS_TIMER4_CDTI2(0x1, 0x1) |
| |
| #define | TIMER4_CDTI2_PB2 SILABS_DBUS_TIMER4_CDTI2(0x1, 0x2) |
| |
| #define | TIMER4_CDTI2_PB3 SILABS_DBUS_TIMER4_CDTI2(0x1, 0x3) |
| |
| #define | TIMER4_CDTI2_PB4 SILABS_DBUS_TIMER4_CDTI2(0x1, 0x4) |
| |
| #define | USART0_CS_PA0 SILABS_DBUS_USART0_CS(0x0, 0x0) |
| |
| #define | USART0_CS_PA1 SILABS_DBUS_USART0_CS(0x0, 0x1) |
| |
| #define | USART0_CS_PA2 SILABS_DBUS_USART0_CS(0x0, 0x2) |
| |
| #define | USART0_CS_PA3 SILABS_DBUS_USART0_CS(0x0, 0x3) |
| |
| #define | USART0_CS_PA4 SILABS_DBUS_USART0_CS(0x0, 0x4) |
| |
| #define | USART0_CS_PA5 SILABS_DBUS_USART0_CS(0x0, 0x5) |
| |
| #define | USART0_CS_PA6 SILABS_DBUS_USART0_CS(0x0, 0x6) |
| |
| #define | USART0_CS_PA7 SILABS_DBUS_USART0_CS(0x0, 0x7) |
| |
| #define | USART0_CS_PA8 SILABS_DBUS_USART0_CS(0x0, 0x8) |
| |
| #define | USART0_CS_PB0 SILABS_DBUS_USART0_CS(0x1, 0x0) |
| |
| #define | USART0_CS_PB1 SILABS_DBUS_USART0_CS(0x1, 0x1) |
| |
| #define | USART0_CS_PB2 SILABS_DBUS_USART0_CS(0x1, 0x2) |
| |
| #define | USART0_CS_PB3 SILABS_DBUS_USART0_CS(0x1, 0x3) |
| |
| #define | USART0_CS_PB4 SILABS_DBUS_USART0_CS(0x1, 0x4) |
| |
| #define | USART0_CS_PC0 SILABS_DBUS_USART0_CS(0x2, 0x0) |
| |
| #define | USART0_CS_PC1 SILABS_DBUS_USART0_CS(0x2, 0x1) |
| |
| #define | USART0_CS_PC2 SILABS_DBUS_USART0_CS(0x2, 0x2) |
| |
| #define | USART0_CS_PC3 SILABS_DBUS_USART0_CS(0x2, 0x3) |
| |
| #define | USART0_CS_PC4 SILABS_DBUS_USART0_CS(0x2, 0x4) |
| |
| #define | USART0_CS_PC5 SILABS_DBUS_USART0_CS(0x2, 0x5) |
| |
| #define | USART0_CS_PC6 SILABS_DBUS_USART0_CS(0x2, 0x6) |
| |
| #define | USART0_CS_PC7 SILABS_DBUS_USART0_CS(0x2, 0x7) |
| |
| #define | USART0_CS_PD0 SILABS_DBUS_USART0_CS(0x3, 0x0) |
| |
| #define | USART0_CS_PD1 SILABS_DBUS_USART0_CS(0x3, 0x1) |
| |
| #define | USART0_CS_PD2 SILABS_DBUS_USART0_CS(0x3, 0x2) |
| |
| #define | USART0_CS_PD3 SILABS_DBUS_USART0_CS(0x3, 0x3) |
| |
| #define | USART0_RTS_PA0 SILABS_DBUS_USART0_RTS(0x0, 0x0) |
| |
| #define | USART0_RTS_PA1 SILABS_DBUS_USART0_RTS(0x0, 0x1) |
| |
| #define | USART0_RTS_PA2 SILABS_DBUS_USART0_RTS(0x0, 0x2) |
| |
| #define | USART0_RTS_PA3 SILABS_DBUS_USART0_RTS(0x0, 0x3) |
| |
| #define | USART0_RTS_PA4 SILABS_DBUS_USART0_RTS(0x0, 0x4) |
| |
| #define | USART0_RTS_PA5 SILABS_DBUS_USART0_RTS(0x0, 0x5) |
| |
| #define | USART0_RTS_PA6 SILABS_DBUS_USART0_RTS(0x0, 0x6) |
| |
| #define | USART0_RTS_PA7 SILABS_DBUS_USART0_RTS(0x0, 0x7) |
| |
| #define | USART0_RTS_PA8 SILABS_DBUS_USART0_RTS(0x0, 0x8) |
| |
| #define | USART0_RTS_PB0 SILABS_DBUS_USART0_RTS(0x1, 0x0) |
| |
| #define | USART0_RTS_PB1 SILABS_DBUS_USART0_RTS(0x1, 0x1) |
| |
| #define | USART0_RTS_PB2 SILABS_DBUS_USART0_RTS(0x1, 0x2) |
| |
| #define | USART0_RTS_PB3 SILABS_DBUS_USART0_RTS(0x1, 0x3) |
| |
| #define | USART0_RTS_PB4 SILABS_DBUS_USART0_RTS(0x1, 0x4) |
| |
| #define | USART0_RTS_PC0 SILABS_DBUS_USART0_RTS(0x2, 0x0) |
| |
| #define | USART0_RTS_PC1 SILABS_DBUS_USART0_RTS(0x2, 0x1) |
| |
| #define | USART0_RTS_PC2 SILABS_DBUS_USART0_RTS(0x2, 0x2) |
| |
| #define | USART0_RTS_PC3 SILABS_DBUS_USART0_RTS(0x2, 0x3) |
| |
| #define | USART0_RTS_PC4 SILABS_DBUS_USART0_RTS(0x2, 0x4) |
| |
| #define | USART0_RTS_PC5 SILABS_DBUS_USART0_RTS(0x2, 0x5) |
| |
| #define | USART0_RTS_PC6 SILABS_DBUS_USART0_RTS(0x2, 0x6) |
| |
| #define | USART0_RTS_PC7 SILABS_DBUS_USART0_RTS(0x2, 0x7) |
| |
| #define | USART0_RTS_PD0 SILABS_DBUS_USART0_RTS(0x3, 0x0) |
| |
| #define | USART0_RTS_PD1 SILABS_DBUS_USART0_RTS(0x3, 0x1) |
| |
| #define | USART0_RTS_PD2 SILABS_DBUS_USART0_RTS(0x3, 0x2) |
| |
| #define | USART0_RTS_PD3 SILABS_DBUS_USART0_RTS(0x3, 0x3) |
| |
| #define | USART0_RX_PA0 SILABS_DBUS_USART0_RX(0x0, 0x0) |
| |
| #define | USART0_RX_PA1 SILABS_DBUS_USART0_RX(0x0, 0x1) |
| |
| #define | USART0_RX_PA2 SILABS_DBUS_USART0_RX(0x0, 0x2) |
| |
| #define | USART0_RX_PA3 SILABS_DBUS_USART0_RX(0x0, 0x3) |
| |
| #define | USART0_RX_PA4 SILABS_DBUS_USART0_RX(0x0, 0x4) |
| |
| #define | USART0_RX_PA5 SILABS_DBUS_USART0_RX(0x0, 0x5) |
| |
| #define | USART0_RX_PA6 SILABS_DBUS_USART0_RX(0x0, 0x6) |
| |
| #define | USART0_RX_PA7 SILABS_DBUS_USART0_RX(0x0, 0x7) |
| |
| #define | USART0_RX_PA8 SILABS_DBUS_USART0_RX(0x0, 0x8) |
| |
| #define | USART0_RX_PB0 SILABS_DBUS_USART0_RX(0x1, 0x0) |
| |
| #define | USART0_RX_PB1 SILABS_DBUS_USART0_RX(0x1, 0x1) |
| |
| #define | USART0_RX_PB2 SILABS_DBUS_USART0_RX(0x1, 0x2) |
| |
| #define | USART0_RX_PB3 SILABS_DBUS_USART0_RX(0x1, 0x3) |
| |
| #define | USART0_RX_PB4 SILABS_DBUS_USART0_RX(0x1, 0x4) |
| |
| #define | USART0_RX_PC0 SILABS_DBUS_USART0_RX(0x2, 0x0) |
| |
| #define | USART0_RX_PC1 SILABS_DBUS_USART0_RX(0x2, 0x1) |
| |
| #define | USART0_RX_PC2 SILABS_DBUS_USART0_RX(0x2, 0x2) |
| |
| #define | USART0_RX_PC3 SILABS_DBUS_USART0_RX(0x2, 0x3) |
| |
| #define | USART0_RX_PC4 SILABS_DBUS_USART0_RX(0x2, 0x4) |
| |
| #define | USART0_RX_PC5 SILABS_DBUS_USART0_RX(0x2, 0x5) |
| |
| #define | USART0_RX_PC6 SILABS_DBUS_USART0_RX(0x2, 0x6) |
| |
| #define | USART0_RX_PC7 SILABS_DBUS_USART0_RX(0x2, 0x7) |
| |
| #define | USART0_RX_PD0 SILABS_DBUS_USART0_RX(0x3, 0x0) |
| |
| #define | USART0_RX_PD1 SILABS_DBUS_USART0_RX(0x3, 0x1) |
| |
| #define | USART0_RX_PD2 SILABS_DBUS_USART0_RX(0x3, 0x2) |
| |
| #define | USART0_RX_PD3 SILABS_DBUS_USART0_RX(0x3, 0x3) |
| |
| #define | USART0_CLK_PA0 SILABS_DBUS_USART0_CLK(0x0, 0x0) |
| |
| #define | USART0_CLK_PA1 SILABS_DBUS_USART0_CLK(0x0, 0x1) |
| |
| #define | USART0_CLK_PA2 SILABS_DBUS_USART0_CLK(0x0, 0x2) |
| |
| #define | USART0_CLK_PA3 SILABS_DBUS_USART0_CLK(0x0, 0x3) |
| |
| #define | USART0_CLK_PA4 SILABS_DBUS_USART0_CLK(0x0, 0x4) |
| |
| #define | USART0_CLK_PA5 SILABS_DBUS_USART0_CLK(0x0, 0x5) |
| |
| #define | USART0_CLK_PA6 SILABS_DBUS_USART0_CLK(0x0, 0x6) |
| |
| #define | USART0_CLK_PA7 SILABS_DBUS_USART0_CLK(0x0, 0x7) |
| |
| #define | USART0_CLK_PA8 SILABS_DBUS_USART0_CLK(0x0, 0x8) |
| |
| #define | USART0_CLK_PB0 SILABS_DBUS_USART0_CLK(0x1, 0x0) |
| |
| #define | USART0_CLK_PB1 SILABS_DBUS_USART0_CLK(0x1, 0x1) |
| |
| #define | USART0_CLK_PB2 SILABS_DBUS_USART0_CLK(0x1, 0x2) |
| |
| #define | USART0_CLK_PB3 SILABS_DBUS_USART0_CLK(0x1, 0x3) |
| |
| #define | USART0_CLK_PB4 SILABS_DBUS_USART0_CLK(0x1, 0x4) |
| |
| #define | USART0_CLK_PC0 SILABS_DBUS_USART0_CLK(0x2, 0x0) |
| |
| #define | USART0_CLK_PC1 SILABS_DBUS_USART0_CLK(0x2, 0x1) |
| |
| #define | USART0_CLK_PC2 SILABS_DBUS_USART0_CLK(0x2, 0x2) |
| |
| #define | USART0_CLK_PC3 SILABS_DBUS_USART0_CLK(0x2, 0x3) |
| |
| #define | USART0_CLK_PC4 SILABS_DBUS_USART0_CLK(0x2, 0x4) |
| |
| #define | USART0_CLK_PC5 SILABS_DBUS_USART0_CLK(0x2, 0x5) |
| |
| #define | USART0_CLK_PC6 SILABS_DBUS_USART0_CLK(0x2, 0x6) |
| |
| #define | USART0_CLK_PC7 SILABS_DBUS_USART0_CLK(0x2, 0x7) |
| |
| #define | USART0_CLK_PD0 SILABS_DBUS_USART0_CLK(0x3, 0x0) |
| |
| #define | USART0_CLK_PD1 SILABS_DBUS_USART0_CLK(0x3, 0x1) |
| |
| #define | USART0_CLK_PD2 SILABS_DBUS_USART0_CLK(0x3, 0x2) |
| |
| #define | USART0_CLK_PD3 SILABS_DBUS_USART0_CLK(0x3, 0x3) |
| |
| #define | USART0_TX_PA0 SILABS_DBUS_USART0_TX(0x0, 0x0) |
| |
| #define | USART0_TX_PA1 SILABS_DBUS_USART0_TX(0x0, 0x1) |
| |
| #define | USART0_TX_PA2 SILABS_DBUS_USART0_TX(0x0, 0x2) |
| |
| #define | USART0_TX_PA3 SILABS_DBUS_USART0_TX(0x0, 0x3) |
| |
| #define | USART0_TX_PA4 SILABS_DBUS_USART0_TX(0x0, 0x4) |
| |
| #define | USART0_TX_PA5 SILABS_DBUS_USART0_TX(0x0, 0x5) |
| |
| #define | USART0_TX_PA6 SILABS_DBUS_USART0_TX(0x0, 0x6) |
| |
| #define | USART0_TX_PA7 SILABS_DBUS_USART0_TX(0x0, 0x7) |
| |
| #define | USART0_TX_PA8 SILABS_DBUS_USART0_TX(0x0, 0x8) |
| |
| #define | USART0_TX_PB0 SILABS_DBUS_USART0_TX(0x1, 0x0) |
| |
| #define | USART0_TX_PB1 SILABS_DBUS_USART0_TX(0x1, 0x1) |
| |
| #define | USART0_TX_PB2 SILABS_DBUS_USART0_TX(0x1, 0x2) |
| |
| #define | USART0_TX_PB3 SILABS_DBUS_USART0_TX(0x1, 0x3) |
| |
| #define | USART0_TX_PB4 SILABS_DBUS_USART0_TX(0x1, 0x4) |
| |
| #define | USART0_TX_PC0 SILABS_DBUS_USART0_TX(0x2, 0x0) |
| |
| #define | USART0_TX_PC1 SILABS_DBUS_USART0_TX(0x2, 0x1) |
| |
| #define | USART0_TX_PC2 SILABS_DBUS_USART0_TX(0x2, 0x2) |
| |
| #define | USART0_TX_PC3 SILABS_DBUS_USART0_TX(0x2, 0x3) |
| |
| #define | USART0_TX_PC4 SILABS_DBUS_USART0_TX(0x2, 0x4) |
| |
| #define | USART0_TX_PC5 SILABS_DBUS_USART0_TX(0x2, 0x5) |
| |
| #define | USART0_TX_PC6 SILABS_DBUS_USART0_TX(0x2, 0x6) |
| |
| #define | USART0_TX_PC7 SILABS_DBUS_USART0_TX(0x2, 0x7) |
| |
| #define | USART0_TX_PD0 SILABS_DBUS_USART0_TX(0x3, 0x0) |
| |
| #define | USART0_TX_PD1 SILABS_DBUS_USART0_TX(0x3, 0x1) |
| |
| #define | USART0_TX_PD2 SILABS_DBUS_USART0_TX(0x3, 0x2) |
| |
| #define | USART0_TX_PD3 SILABS_DBUS_USART0_TX(0x3, 0x3) |
| |
| #define | USART0_CTS_PA0 SILABS_DBUS_USART0_CTS(0x0, 0x0) |
| |
| #define | USART0_CTS_PA1 SILABS_DBUS_USART0_CTS(0x0, 0x1) |
| |
| #define | USART0_CTS_PA2 SILABS_DBUS_USART0_CTS(0x0, 0x2) |
| |
| #define | USART0_CTS_PA3 SILABS_DBUS_USART0_CTS(0x0, 0x3) |
| |
| #define | USART0_CTS_PA4 SILABS_DBUS_USART0_CTS(0x0, 0x4) |
| |
| #define | USART0_CTS_PA5 SILABS_DBUS_USART0_CTS(0x0, 0x5) |
| |
| #define | USART0_CTS_PA6 SILABS_DBUS_USART0_CTS(0x0, 0x6) |
| |
| #define | USART0_CTS_PA7 SILABS_DBUS_USART0_CTS(0x0, 0x7) |
| |
| #define | USART0_CTS_PA8 SILABS_DBUS_USART0_CTS(0x0, 0x8) |
| |
| #define | USART0_CTS_PB0 SILABS_DBUS_USART0_CTS(0x1, 0x0) |
| |
| #define | USART0_CTS_PB1 SILABS_DBUS_USART0_CTS(0x1, 0x1) |
| |
| #define | USART0_CTS_PB2 SILABS_DBUS_USART0_CTS(0x1, 0x2) |
| |
| #define | USART0_CTS_PB3 SILABS_DBUS_USART0_CTS(0x1, 0x3) |
| |
| #define | USART0_CTS_PB4 SILABS_DBUS_USART0_CTS(0x1, 0x4) |
| |
| #define | USART0_CTS_PC0 SILABS_DBUS_USART0_CTS(0x2, 0x0) |
| |
| #define | USART0_CTS_PC1 SILABS_DBUS_USART0_CTS(0x2, 0x1) |
| |
| #define | USART0_CTS_PC2 SILABS_DBUS_USART0_CTS(0x2, 0x2) |
| |
| #define | USART0_CTS_PC3 SILABS_DBUS_USART0_CTS(0x2, 0x3) |
| |
| #define | USART0_CTS_PC4 SILABS_DBUS_USART0_CTS(0x2, 0x4) |
| |
| #define | USART0_CTS_PC5 SILABS_DBUS_USART0_CTS(0x2, 0x5) |
| |
| #define | USART0_CTS_PC6 SILABS_DBUS_USART0_CTS(0x2, 0x6) |
| |
| #define | USART0_CTS_PC7 SILABS_DBUS_USART0_CTS(0x2, 0x7) |
| |
| #define | USART0_CTS_PD0 SILABS_DBUS_USART0_CTS(0x3, 0x0) |
| |
| #define | USART0_CTS_PD1 SILABS_DBUS_USART0_CTS(0x3, 0x1) |
| |
| #define | USART0_CTS_PD2 SILABS_DBUS_USART0_CTS(0x3, 0x2) |
| |
| #define | USART0_CTS_PD3 SILABS_DBUS_USART0_CTS(0x3, 0x3) |
| |
| #define | USART1_CS_PA0 SILABS_DBUS_USART1_CS(0x0, 0x0) |
| |
| #define | USART1_CS_PA1 SILABS_DBUS_USART1_CS(0x0, 0x1) |
| |
| #define | USART1_CS_PA2 SILABS_DBUS_USART1_CS(0x0, 0x2) |
| |
| #define | USART1_CS_PA3 SILABS_DBUS_USART1_CS(0x0, 0x3) |
| |
| #define | USART1_CS_PA4 SILABS_DBUS_USART1_CS(0x0, 0x4) |
| |
| #define | USART1_CS_PA5 SILABS_DBUS_USART1_CS(0x0, 0x5) |
| |
| #define | USART1_CS_PA6 SILABS_DBUS_USART1_CS(0x0, 0x6) |
| |
| #define | USART1_CS_PA7 SILABS_DBUS_USART1_CS(0x0, 0x7) |
| |
| #define | USART1_CS_PA8 SILABS_DBUS_USART1_CS(0x0, 0x8) |
| |
| #define | USART1_CS_PB0 SILABS_DBUS_USART1_CS(0x1, 0x0) |
| |
| #define | USART1_CS_PB1 SILABS_DBUS_USART1_CS(0x1, 0x1) |
| |
| #define | USART1_CS_PB2 SILABS_DBUS_USART1_CS(0x1, 0x2) |
| |
| #define | USART1_CS_PB3 SILABS_DBUS_USART1_CS(0x1, 0x3) |
| |
| #define | USART1_CS_PB4 SILABS_DBUS_USART1_CS(0x1, 0x4) |
| |
| #define | USART1_RTS_PA0 SILABS_DBUS_USART1_RTS(0x0, 0x0) |
| |
| #define | USART1_RTS_PA1 SILABS_DBUS_USART1_RTS(0x0, 0x1) |
| |
| #define | USART1_RTS_PA2 SILABS_DBUS_USART1_RTS(0x0, 0x2) |
| |
| #define | USART1_RTS_PA3 SILABS_DBUS_USART1_RTS(0x0, 0x3) |
| |
| #define | USART1_RTS_PA4 SILABS_DBUS_USART1_RTS(0x0, 0x4) |
| |
| #define | USART1_RTS_PA5 SILABS_DBUS_USART1_RTS(0x0, 0x5) |
| |
| #define | USART1_RTS_PA6 SILABS_DBUS_USART1_RTS(0x0, 0x6) |
| |
| #define | USART1_RTS_PA7 SILABS_DBUS_USART1_RTS(0x0, 0x7) |
| |
| #define | USART1_RTS_PA8 SILABS_DBUS_USART1_RTS(0x0, 0x8) |
| |
| #define | USART1_RTS_PB0 SILABS_DBUS_USART1_RTS(0x1, 0x0) |
| |
| #define | USART1_RTS_PB1 SILABS_DBUS_USART1_RTS(0x1, 0x1) |
| |
| #define | USART1_RTS_PB2 SILABS_DBUS_USART1_RTS(0x1, 0x2) |
| |
| #define | USART1_RTS_PB3 SILABS_DBUS_USART1_RTS(0x1, 0x3) |
| |
| #define | USART1_RTS_PB4 SILABS_DBUS_USART1_RTS(0x1, 0x4) |
| |
| #define | USART1_RX_PA0 SILABS_DBUS_USART1_RX(0x0, 0x0) |
| |
| #define | USART1_RX_PA1 SILABS_DBUS_USART1_RX(0x0, 0x1) |
| |
| #define | USART1_RX_PA2 SILABS_DBUS_USART1_RX(0x0, 0x2) |
| |
| #define | USART1_RX_PA3 SILABS_DBUS_USART1_RX(0x0, 0x3) |
| |
| #define | USART1_RX_PA4 SILABS_DBUS_USART1_RX(0x0, 0x4) |
| |
| #define | USART1_RX_PA5 SILABS_DBUS_USART1_RX(0x0, 0x5) |
| |
| #define | USART1_RX_PA6 SILABS_DBUS_USART1_RX(0x0, 0x6) |
| |
| #define | USART1_RX_PA7 SILABS_DBUS_USART1_RX(0x0, 0x7) |
| |
| #define | USART1_RX_PA8 SILABS_DBUS_USART1_RX(0x0, 0x8) |
| |
| #define | USART1_RX_PB0 SILABS_DBUS_USART1_RX(0x1, 0x0) |
| |
| #define | USART1_RX_PB1 SILABS_DBUS_USART1_RX(0x1, 0x1) |
| |
| #define | USART1_RX_PB2 SILABS_DBUS_USART1_RX(0x1, 0x2) |
| |
| #define | USART1_RX_PB3 SILABS_DBUS_USART1_RX(0x1, 0x3) |
| |
| #define | USART1_RX_PB4 SILABS_DBUS_USART1_RX(0x1, 0x4) |
| |
| #define | USART1_CLK_PA0 SILABS_DBUS_USART1_CLK(0x0, 0x0) |
| |
| #define | USART1_CLK_PA1 SILABS_DBUS_USART1_CLK(0x0, 0x1) |
| |
| #define | USART1_CLK_PA2 SILABS_DBUS_USART1_CLK(0x0, 0x2) |
| |
| #define | USART1_CLK_PA3 SILABS_DBUS_USART1_CLK(0x0, 0x3) |
| |
| #define | USART1_CLK_PA4 SILABS_DBUS_USART1_CLK(0x0, 0x4) |
| |
| #define | USART1_CLK_PA5 SILABS_DBUS_USART1_CLK(0x0, 0x5) |
| |
| #define | USART1_CLK_PA6 SILABS_DBUS_USART1_CLK(0x0, 0x6) |
| |
| #define | USART1_CLK_PA7 SILABS_DBUS_USART1_CLK(0x0, 0x7) |
| |
| #define | USART1_CLK_PA8 SILABS_DBUS_USART1_CLK(0x0, 0x8) |
| |
| #define | USART1_CLK_PB0 SILABS_DBUS_USART1_CLK(0x1, 0x0) |
| |
| #define | USART1_CLK_PB1 SILABS_DBUS_USART1_CLK(0x1, 0x1) |
| |
| #define | USART1_CLK_PB2 SILABS_DBUS_USART1_CLK(0x1, 0x2) |
| |
| #define | USART1_CLK_PB3 SILABS_DBUS_USART1_CLK(0x1, 0x3) |
| |
| #define | USART1_CLK_PB4 SILABS_DBUS_USART1_CLK(0x1, 0x4) |
| |
| #define | USART1_TX_PA0 SILABS_DBUS_USART1_TX(0x0, 0x0) |
| |
| #define | USART1_TX_PA1 SILABS_DBUS_USART1_TX(0x0, 0x1) |
| |
| #define | USART1_TX_PA2 SILABS_DBUS_USART1_TX(0x0, 0x2) |
| |
| #define | USART1_TX_PA3 SILABS_DBUS_USART1_TX(0x0, 0x3) |
| |
| #define | USART1_TX_PA4 SILABS_DBUS_USART1_TX(0x0, 0x4) |
| |
| #define | USART1_TX_PA5 SILABS_DBUS_USART1_TX(0x0, 0x5) |
| |
| #define | USART1_TX_PA6 SILABS_DBUS_USART1_TX(0x0, 0x6) |
| |
| #define | USART1_TX_PA7 SILABS_DBUS_USART1_TX(0x0, 0x7) |
| |
| #define | USART1_TX_PA8 SILABS_DBUS_USART1_TX(0x0, 0x8) |
| |
| #define | USART1_TX_PB0 SILABS_DBUS_USART1_TX(0x1, 0x0) |
| |
| #define | USART1_TX_PB1 SILABS_DBUS_USART1_TX(0x1, 0x1) |
| |
| #define | USART1_TX_PB2 SILABS_DBUS_USART1_TX(0x1, 0x2) |
| |
| #define | USART1_TX_PB3 SILABS_DBUS_USART1_TX(0x1, 0x3) |
| |
| #define | USART1_TX_PB4 SILABS_DBUS_USART1_TX(0x1, 0x4) |
| |
| #define | USART1_CTS_PA0 SILABS_DBUS_USART1_CTS(0x0, 0x0) |
| |
| #define | USART1_CTS_PA1 SILABS_DBUS_USART1_CTS(0x0, 0x1) |
| |
| #define | USART1_CTS_PA2 SILABS_DBUS_USART1_CTS(0x0, 0x2) |
| |
| #define | USART1_CTS_PA3 SILABS_DBUS_USART1_CTS(0x0, 0x3) |
| |
| #define | USART1_CTS_PA4 SILABS_DBUS_USART1_CTS(0x0, 0x4) |
| |
| #define | USART1_CTS_PA5 SILABS_DBUS_USART1_CTS(0x0, 0x5) |
| |
| #define | USART1_CTS_PA6 SILABS_DBUS_USART1_CTS(0x0, 0x6) |
| |
| #define | USART1_CTS_PA7 SILABS_DBUS_USART1_CTS(0x0, 0x7) |
| |
| #define | USART1_CTS_PA8 SILABS_DBUS_USART1_CTS(0x0, 0x8) |
| |
| #define | USART1_CTS_PB0 SILABS_DBUS_USART1_CTS(0x1, 0x0) |
| |
| #define | USART1_CTS_PB1 SILABS_DBUS_USART1_CTS(0x1, 0x1) |
| |
| #define | USART1_CTS_PB2 SILABS_DBUS_USART1_CTS(0x1, 0x2) |
| |
| #define | USART1_CTS_PB3 SILABS_DBUS_USART1_CTS(0x1, 0x3) |
| |
| #define | USART1_CTS_PB4 SILABS_DBUS_USART1_CTS(0x1, 0x4) |
| |
1.12.0