xlnx,eth-dma
Vendor: Xilinx
Note
An implementation of a driver matching this compatible is available in drivers/dma/dma_xilinx_axi_dma.c.
Description
These nodes are “dma” bus nodes.
Xilinx AXI DMA LogiCORE IP controller with compatibility string
generated in use with the AXI Ethernet subsystem.
Properties
Properties not inherited from the base binding file.
Name |
Type |
Details |
|---|---|---|
|
|
|
|
|
DMA address width (64 or 32 bit)
This property is required. Legal values: |
|
|
Handle to connected node, e.g., AXI Ethernet controller.
The axistream-connected and axistream-control-connected properties can easily cause circular
dependencies, if they are provided at the second device as well.
In this case, the python device tree script fails to assign ordinals, causing build failure.
I suggest you do not provide them at the DMA.
|
|
|
Handle to connected control node, e.g., AXI Ethernet controller
|
|
|
Data realignment engine activated. This enables unaligned DMA transfers.
|
|
|
Number of queues per channel.
|
|
|
Number of items to expect in a DMA specifier
This property is required. |
|
|
Bitmask of available DMA channels in ascending order that are
not reserved by firmware and are available to the
kernel. i.e. first channel corresponds to LSB.
|
|
|
Number of DMA channels supported by the controller
|
|
|
Number of DMA request signals supported by the controller.
|
|
|
Memory address alignment requirement for DMA buffers used by the controller.
|
|
|
Memory size alignment requirement for DMA buffers used by the controller.
|
|
|
Minimal chunk of data possible to be copied by the controller.
|
Deprecated properties not inherited from the base binding file.
(None)
Properties inherited from the base binding file, which defines common properties that may be set on many nodes. Not all of these may apply to the “xlnx,eth-dma” compatible.
Name |
Type |
Details |
|---|---|---|
|
|
DMA Control registers
This property is required. See Important properties for more information. |
|
|
TX IRQ number followed by RX IRQ number
This property is required. See Important properties for more information. |
|
|
Interrupt controller that the DMA is connected to
|
|
|
Clock gate information
|
|
|
indicates the operational status of a device
Legal values: See Important properties for more information. |
|
|
compatible strings
This property is required. See Important properties for more information. |
|
|
name of each register space
|
|
|
extended interrupt specifier for device
|
|
|
name of each interrupt
|
|
|
No description provided for this label
See Important properties for more information. |
|
|
name of each clock
|
|
|
number of address cells in reg property
|
|
|
number of size cells in reg property
|
|
|
DMA channels specifiers
|
|
|
Provided names of DMA channel specifiers
|
|
|
IO channels specifiers
|
|
|
Provided names of IO channel specifiers
|
|
|
mailbox / IPM channels specifiers
|
|
|
Provided names of mailbox / IPM channel specifiers
|
|
|
Power domain specifiers
|
|
|
Provided names of power domain specifiers
|
|
|
Number of cells in power-domains property
|
|
|
Do not initialize device automatically on boot. Device should be manually
initialized using device_init().
|
|
|
Property to identify that a device can be used as wake up source.
When this property is provided a specific flag is set into the
device that tells the system that the device is capable of
wake up the system.
Wake up capable devices are disabled (interruptions will not wake up
the system) by default but they can be enabled at runtime if necessary.
|
|
|
Automatically configure the device for runtime power management after the
init function runs.
|
|
|
List of power states that will disable this device power.
|