adi,max14916-gpio (on spi bus)
Vendor: Analog Devices, Inc.
Note
An implementation of a driver matching this compatible is available in drivers/gpio/gpio_max14916.c.
Description
ADI MAX14916 is octal industrial output with advanced diagnostics
Properties
Top level properties
These property descriptions apply to “adi,max14916-gpio” nodes themselves. This page also describes child node properties in the following sections.
Properties not inherited from the base binding file.
Name |
Type |
Details |
---|---|---|
|
|
Number of items to expect in a GPIO specifier
This property is required. Constant value: |
|
|
Number of gpios supported
This property is required. Default value: Constant value: |
|
|
High-Side Open-Drain Output. READY is passive low when the internal
logic supply is higher than the UVLO threshold, indicating that the
registers have adequate supply voltage.
|
|
|
Fault pin indicates when there is Fault state in either FAULT1 or FAULT2
bothe of which are cleaned on read once problem is not persistent
|
|
|
Latch the data so it could be read (partially duplicate CS)
|
|
|
DOI Enable Pin. Drive the EN pin high to enable the DOI_ outputs.
Drive EN low to disable/three-state all DOI_ outputs.
|
|
|
Notify driver if crc pin is enabled.
|
|
|
On MAX14906PMB module default address is 0 (A0-LOW, A1-LOW)
Selectable device address, configurable from A0 and A1
This property is required. Legal values: |
|
|
Default values are from documentation.
Enable or disable open-wire-on functionality per channel.
- 0 mean disable
- 1 mean enable
channels indentation start from CH0...CH7
Default value: |
|
|
Default values are from documentation.
Enable or disable open-wire-off functionality per channel.
- 0 mean disable
- 1 mean enable
channels indentation start from CH0...CH7
Default value: |
|
|
Default values are from documentation.
ShVddEN - Short to VDD enable
Enable or disable short to VDD functionality per channel.
- 0 mean disable
- 1 mean enable
channels indentation start from CH0...CH3
Default value: |
|
|
Internal fault diagnostics include (if enabled): SafeDemagF_, SHVDD_,
VDDOV_, OWOff_, AboveVDD_, CL_, OVL_, VDDOKFault_.
|
|
|
Enable status LEDs
|
|
|
Default values are from documentation.
Set minimum on time for FLEDs in case of fault
0 - Disable minimum fault LED (FLED) on-time
1 - Minimum fault LED (FLED) on-time = 1s (typ)
2 - Minimum fault LED (FLED) on-time = 2s (typ)
3 - Minimum fault LED (FLED) on-time = 3s (typ)
Legal values: |
|
|
When the fault LEDs (FLEDs) are controlled internally (FLEDSet = 0), open-
wire and short-to-V DD diagnostics always use filtering and cannot be disabled
by the FFilterEn bit.
|
|
|
false: To select regular blanking time (4ms, typ) for diagnostic fault bits, OWOff_
and SHVDD_
true: To select long blanking time (8ms, typ) for diagnostic fault bits, OWOff_
and SHVDD_
|
|
|
false: Disable latching of diagnostic fault bits in the OvrLdChF, OpnWirChF, and
ShtVDDChF registers
true: Enable latching of diagnostic fault bits in the OvrLdChF, OpnWirChF, and
ShtVDDChF registers
|
|
|
false: Disable fault LEDs (FLEDs) signaling current limit
true: Enable fault LEDs (FLEDs) signaling current limit
|
|
|
Enable higher voltage thresholds for VDD and VDD_ undervoltage monitoring
|
|
|
The SYNCH watchdog timeout is defined by the WDTo[1:0] bits if the SPI
watchdog is enabled. When WDTo[1:0] = 00 (SPI watchdog disabled), the
SYNCH watchdog timeout is 600ms (typ) if enabled.
|
|
|
Default values are from documentation.
Set threshold voltage for short-to-V DD detection
0: Set threshold voltage for short-to-VDD detection to 9V (typ)
1: Set threshold voltage for short-to-VDD detection to 10V (typ)
2: Set threshold voltage for short-to-VDD detection to 12V (typ)
3: Set threshold voltage for short-to-VDD detection to 14V (typ)
Legal values: |
|
|
Default values are from documentation.
Set the pullup current for open-wire and short-to-VDD detection
0: Set open-wire and short-to-VDD detection current to 60μA (typ)
1: Set open-wire and short-to-VDD detection current to 100μA (typ)
2: Set open-wire and short-to-VDD detection current to 300μA (typ)
3: Set open-wire and short-to-VDD detection current to 600μA (typ)
Legal values: |
|
|
Default values are from documentation.
SPI Watchdog Status, set SPI and SYNCH Watchdog Timeout
0: Disable SPI Watchdog Status and SPI Watchdog Timeout
1: Enable SPI Watchdog Status, set SPI and SYNCH Watchdog Timeout to 200ms (typ)
2: Enable SPI Watchdog Status, set SPI and SYNCH Watchdog Timeout to 600ms (typ)
3: Enable SPI Watchdog Status, set SPI and SYNCH Watchdog Timeout to 1.2s (typ)
Legal values: |
|
|
Convey's this node is a GPIO controller
This property is required. |
|
|
If not all the GPIOs at offsets 0...N-1 are usable for ngpios = <N>, then
this property contains an additional set of tuples which specify which GPIOs
are unusable. This property indicates the start and size of the GPIOs
that can't be used.
For example, setting "gpio-reserved-ranges = <3 2>, <10 1>;" means that
GPIO offsets 3, 4, and 10 are not usable, even if ngpios = <18>.
|
|
|
This is an array of strings defining the names of the GPIO lines
going out of the GPIO controller
|
|
|
Maximum clock frequency of device's SPI interface in Hz
This property is required. |
|
|
Duplex mode, full or half. By default it's always full duplex thus 0
as this is, by far, the most common mode.
Use the macros not the actual enum value, here is the concordance
list (see dt-bindings/spi/spi.h)
0 SPI_FULL_DUPLEX
2048 SPI_HALF_DUPLEX
Legal values: |
|
|
Motorola or TI frame format. By default it's always Motorola's,
thus 0 as this is, by far, the most common format.
Use the macros not the actual enum value, here is the concordance
list (see dt-bindings/spi/spi.h)
0 SPI_FRAME_FORMAT_MOTOROLA
32768 SPI_FRAME_FORMAT_TI
Legal values: |
|
|
SPI clock polarity which indicates the clock idle state.
If it is used, the clock idle state is logic high; otherwise, low.
|
|
|
SPI clock phase that indicates on which edge data is sampled.
If it is used, data is sampled on the second edge; otherwise, on the first edge.
|
|
|
In some cases, it is necessary for the master to manage SPI chip select
under software control, so that multiple spi transactions can be performed
without releasing it. A typical use case is variable length SPI packets
where the first spi transaction reads the length and the second spi transaction
reads length bytes.
|
|
|
GPIO specifier that controls power to the device.
This property should be provided when the device has a dedicated
switch that controls power to the device. The supply state is
entirely the responsibility of the device driver.
Contrast with vin-supply.
|
|
|
Reference to the regulator that controls power to the device.
The referenced devicetree node must have a regulator compatible.
This property should be provided when device power is supplied
by a shared regulator. The supply state is dependent on the
request status of all devices fed by the regulator.
Contrast with supply-gpios. If both properties are provided
then the regulator must be requested before the supply GPIOS is
set to an active state, and the supply GPIOS must be set to an
inactive state before releasing the regulator.
|
Deprecated properties not inherited from the base binding file.
(None)
Properties inherited from the base binding file, which defines common properties that may be set on many nodes. Not all of these may apply to the “adi,max14916-gpio” compatible.
Name |
Type |
Details |
---|---|---|
|
|
register space
This property is required. See Important properties for more information. |
|
|
indicates the operational status of a device
Legal values: See Important properties for more information. |
|
|
compatible strings
This property is required. See Important properties for more information. |
|
|
name of each register space
|
|
|
interrupts for device
See Important properties for more information. |
|
|
extended interrupt specifier for device
|
|
|
name of each interrupt
|
|
|
phandle to interrupt controller node
|
|
|
No description provided for this label
See Important properties for more information. |
|
|
Clock gate information
|
|
|
name of each clock
|
|
|
number of address cells in reg property
|
|
|
number of size cells in reg property
|
|
|
DMA channels specifiers
|
|
|
Provided names of DMA channel specifiers
|
|
|
IO channels specifiers
|
|
|
Provided names of IO channel specifiers
|
|
|
mailbox / IPM channels specifiers
|
|
|
Provided names of mailbox / IPM channel specifiers
|
|
|
Power domain specifiers
|
|
|
Provided names of power domain specifiers
|
|
|
Number of cells in power-domains property
|
|
|
Do not initialize device automatically on boot. Device should be manually
initialized using device_init().
|
|
|
Property to identify that a device can be used as wake up source.
When this property is provided a specific flag is set into the
device that tells the system that the device is capable of
wake up the system.
Wake up capable devices are disabled (interruptions will not wake up
the system) by default but they can be enabled at runtime if necessary.
|
|
|
Automatically configure the device for runtime power management after the
init function runs.
|
|
|
List of power states that will disable this device power.
|
Child node properties
Name |
Type |
Details |
---|---|---|
|
|
Conveys this node is a GPIO hog.
This property is required. |
|
|
This is an array of GPIO specifiers (e.g. pin, flags) to be hogged. The number of array
entries must be an integer multiple of the number of GPIO specifier cells for the parent
GPIO controller.
This property is required. |
|
|
If this property is set, the GPIO is configured as an input. This property takes
precedence over the output-low and output-high properties.
|
|
|
If this property is set, the GPIO is configured as an output set to logical low. This
property takes precedence over the output-high property.
|
|
|
If this property is set, the GPIO is configured as an output set to logical high.
|
|
|
Optional GPIO line name.
|
Specifier cell names
gpio cells: pin, flags