This is the documentation for the latest (main) development branch of Zephyr. If you are looking for the documentation of previous releases, use the drop-down menu on the left and select the desired version.

nordic,nrf-i2s

Vendor: Nordic Semiconductor

Description

These nodes are “i2s” bus nodes.

Nordic I2S (Inter-IC sound interface)

Properties

Properties not inherited from the base binding file.

Name

Type

Details

sck-pin

int

IMPORTANT: This option will only be used if the new pin control driver
is not enabled. It will be deprecated in the future.

The SCK pin to use.

For pins P0.0 through P0.31, use the pin number. For example,
to use P0.16 for SCK, set:

    sck-pin = <16>;

For pins P1.0 through P1.31, add 32 to the pin number. For
example, to use P1.2 for SCK, set:

    sck-pin = <34>;  /* 32 + 2 */

lrck-pin

int

IMPORTANT: This option will only be used if the new pin control driver
is not enabled. It will be deprecated in the future.

The LRCK pin to use. The pin numbering scheme is the same as
the sck-pin property's.

sdout-pin

int

IMPORTANT: This option will only be used if the new pin control driver
is not enabled. It will be deprecated in the future.

The SDOUT pin to use. The pin numbering scheme is the same as
the sck-pin property's.

sdin-pin

int

IMPORTANT: This option will only be used if the new pin control driver
is not enabled. It will be deprecated in the future.

The SDIN pin to use. The pin numbering scheme is the same as
the sck-pin property's.

mck-pin

int

IMPORTANT: This option will only be used if the new pin control driver
is not enabled. It will be deprecated in the future.

The MCK pin to use. The pin numbering scheme is the same as
the sck-pin property's.

clock-source

string

Clock source to be used by the I2S peripheral for the master clock
(MCK) generator. The generator is only needed when the I2S peripheral
is operating in Master mode. The following options are available:
- "PCLK32M": 32 MHz peripheral clock, synchronous to HFCLK
- "PCLK32M_HFXO": PCLK32M running off the 32 MHz crystal oscillator
  (HFXO) for better clock accuracy and jitter performance
- "ACLK": Audio PLL clock with configurable frequency (frequency for
  this clock must be set via the "hfclkaudio-frequency" property
  in the "nordic,nrf-clock" node); this clock source is only available
  in the nRF53 Series SoCs and it requires the use of HFXO

Default value: PCLK32M_HFXO

Legal values: 'PCLK32M', 'PCLK32M_HFXO', 'ACLK'

pinctrl-0

phandles

Pin configuration/s for the first state. Content is specific to the
selected pin controller driver implementation.

pinctrl-1

phandles

Pin configuration/s for the second state. See pinctrl-0.

pinctrl-2

phandles

Pin configuration/s for the third state. See pinctrl-0.

pinctrl-3

phandles

Pin configuration/s for the fourth state. See pinctrl-0.

pinctrl-4

phandles

Pin configuration/s for the fifth state. See pinctrl-0.

pinctrl-names

string-array

Names for the provided states. The number of names needs to match the
number of states.