Zephyr API Documentation 4.4.99
A Scalable Open Source RTOS
Loading...
Searching...
No Matches
infineon-autanalog-ctdac.h
Go to the documentation of this file.
1/*
2 * SPDX-FileCopyrightText: <text>Copyright (c) 2026 Infineon Technologies AG,
3 * or an affiliate of Infineon Technologies AG. All rights reserved.</text>
4 *
5 * SPDX-License-Identifier: Apache-2.0
6 */
7
15
16#ifndef ZEPHYR_INCLUDE_DT_BINDINGS_DAC_INFINEON_AUTANALOG_CTDAC_H_
17#define ZEPHYR_INCLUDE_DT_BINDINGS_DAC_INFINEON_AUTANALOG_CTDAC_H_
18
23#define IFX_AUTANALOG_CTDAC_REF_BUF_PWR_OFF 0
24#define IFX_AUTANALOG_CTDAC_REF_BUF_PWR_ULTRA_LOW 1
25#define IFX_AUTANALOG_CTDAC_REF_BUF_PWR_ULTRA_LOW_RAIL 2
26#define IFX_AUTANALOG_CTDAC_REF_BUF_PWR_LOW_RAIL 4
27#define IFX_AUTANALOG_CTDAC_REF_BUF_PWR_MEDIUM_RAIL 6
28#define IFX_AUTANALOG_CTDAC_REF_BUF_PWR_HIGH 7
29#define IFX_AUTANALOG_CTDAC_REF_BUF_PWR_HIGH_RAIL 8
30#define IFX_AUTANALOG_CTDAC_REF_BUF_PWR_ULTRA_HIGH_RAIL 10
32
37#define IFX_AUTANALOG_CTDAC_OUT_BUF_PWR_OFF 0
38#define IFX_AUTANALOG_CTDAC_OUT_BUF_PWR_ULTRA_LOW 1
39#define IFX_AUTANALOG_CTDAC_OUT_BUF_PWR_ULTRA_LOW_RAIL 2
40#define IFX_AUTANALOG_CTDAC_OUT_BUF_PWR_LOW_RAIL 4
41#define IFX_AUTANALOG_CTDAC_OUT_BUF_PWR_MEDIUM_RAIL 6
42#define IFX_AUTANALOG_CTDAC_OUT_BUF_PWR_HIGH_RAIL 8
43#define IFX_AUTANALOG_CTDAC_OUT_BUF_PWR_ULTRA_HIGH_RAIL 10
45
53#define IFX_AUTANALOG_CTDAC_VREF_VDDA 0x100
54#define IFX_AUTANALOG_CTDAC_VREF_VBGR 0
55#define IFX_AUTANALOG_CTDAC_VREF_CTB0_OA0 1
56#define IFX_AUTANALOG_CTDAC_VREF_CTB0_OA1 2
57#define IFX_AUTANALOG_CTDAC_VREF_CTB1_OA0 3
58#define IFX_AUTANALOG_CTDAC_VREF_CTB1_OA1 4
59#define IFX_AUTANALOG_CTDAC_VREF_PRB_OUT0 6
60#define IFX_AUTANALOG_CTDAC_VREF_PRB_OUT1 7
62
67#define IFX_AUTANALOG_CTDAC_TOPO_DIRECT 0
68#define IFX_AUTANALOG_CTDAC_TOPO_DIRECT_TRACK_CAP 1
69#define IFX_AUTANALOG_CTDAC_TOPO_DIRECT_TRACK_HOLD 2
70#define IFX_AUTANALOG_CTDAC_TOPO_BUFFERED_INTERNAL 3
71#define IFX_AUTANALOG_CTDAC_TOPO_BUFFERED_EXTERNAL 4
73
78#define IFX_AUTANALOG_CTDAC_OP_OS_ONE_QUAD 0
79#define IFX_AUTANALOG_CTDAC_OP_OS_TWO_QUAD 1
80#define IFX_AUTANALOG_CTDAC_OP_OS_FOUR_QUAD 2
81#define IFX_AUTANALOG_CTDAC_OP_CONT_ONE_QUAD 3
82#define IFX_AUTANALOG_CTDAC_OP_CONT_TWO_QUAD 4
83#define IFX_AUTANALOG_CTDAC_OP_CONT_FOUR_QUAD 5
84#define IFX_AUTANALOG_CTDAC_OP_ADDR 6
85#define IFX_AUTANALOG_CTDAC_OP_DATA 7
87
92#define IFX_AUTANALOG_CTDAC_STEP_SEL_DISABLED 0
93#define IFX_AUTANALOG_CTDAC_STEP_SEL_0 1
94#define IFX_AUTANALOG_CTDAC_STEP_SEL_1 2
95#define IFX_AUTANALOG_CTDAC_STEP_SEL_2 3
97
102#define IFX_AUTANALOG_CTDAC_STAT_SEL_DISABLED 0
103#define IFX_AUTANALOG_CTDAC_STAT_SEL_0 1
104#define IFX_AUTANALOG_CTDAC_STAT_SEL_1 2
105#define IFX_AUTANALOG_CTDAC_STAT_SEL_2 3
107
112#define IFX_AUTANALOG_CTDAC_LIMIT_BELOW 0
113#define IFX_AUTANALOG_CTDAC_LIMIT_INSIDE 1
114#define IFX_AUTANALOG_CTDAC_LIMIT_ABOVE 2
115#define IFX_AUTANALOG_CTDAC_LIMIT_OUTSIDE 3
117
118#endif /* ZEPHYR_INCLUDE_DT_BINDINGS_DAC_INFINEON_AUTANALOG_CTDAC_H_ */