Zephyr API Documentation 4.1.99
A Scalable Open Source RTOS
 4.1.99
All Data Structures Files Functions Variables Typedefs Enumerations Enumerator Macros Modules Pages
dac161s997_status Union Reference

#include <dac161s997.h>

Data Fields

uint8_t raw
 
struct { 
 
   bool   current_loop_status: 1 
 True if the DAC161S997 is unable to maintain the output current. More...
 
   bool   loop_status: 1 
 Identical to current_loop_status except this bit is sticky. More...
 
   bool   spi_timeout_error: 1 
 True if a SPI command has not been received within SPI timeout period (default 100 ms). More...
 
   bool   frame_status: 1 
 A frame error is caused by an incorrect number of clocks during a register write. More...
 
   bool   error_level_pin_state: 1 
 Returns the state of the ERR_LVL pin. More...
 
   uint8_t   dac_resolution: 3 
 DAC resolution register. More...
 
};  
 

Field Documentation

◆ [struct]

struct { ... } dac161s997_status

◆ current_loop_status

bool dac161s997_status::current_loop_status

True if the DAC161S997 is unable to maintain the output current.

◆ dac_resolution

uint8_t dac161s997_status::dac_resolution

DAC resolution register.

Always returns 0x7.

◆ error_level_pin_state

bool dac161s997_status::error_level_pin_state

Returns the state of the ERR_LVL pin.

◆ frame_status

bool dac161s997_status::frame_status

A frame error is caused by an incorrect number of clocks during a register write.

A register write without an integer multiple of 24 clock cycles will cause a Frame error.

◆ loop_status

bool dac161s997_status::loop_status

Identical to current_loop_status except this bit is sticky.

◆ raw

uint8_t dac161s997_status::raw

◆ spi_timeout_error

bool dac161s997_status::spi_timeout_error

True if a SPI command has not been received within SPI timeout period (default 100 ms).

If this error occurs, it is cleared with a properly formatted write command to a valid address.


The documentation for this union was generated from the following file: