Zephyr API Documentation 4.2.99
A Scalable Open Source RTOS
Loading...
Searching...
No Matches
i3c_config_controller Struct Reference

Configuration parameters for I3C hardware to act as controller. More...

#include <zephyr/drivers/i3c.h>

Data Fields

bool is_secondary
 True if the controller is to be the secondary controller of the bus.
struct { 
   uint32_t   i3c 
 SCL frequency (in Hz) for I3C transfers. More...
   uint32_t   i2c 
 SCL frequency (in Hz) for I2C transfers. More...
scl
struct { 
   uint32_t   high_ns 
 Requested minimum SCL Open Drain High period in Nanoseconds. More...
   uint32_t   low_ns 
 Requested minimum SCL Open-Drain LOW period in nanoseconds. More...
scl_od_min
uint8_t supported_hdr
 Bit mask of supported HDR modes (0 - 7).

Detailed Description

Configuration parameters for I3C hardware to act as controller.

Field Documentation

◆ high_ns

uint32_t i3c_config_controller::high_ns

Requested minimum SCL Open Drain High period in Nanoseconds.

Note:

  • For the first broadcast message, spec requires tHIGH_OD >= 200 ns.
  • For normal messages, tHIGH_OD must not exceed 41 ns (spec max).

◆ i2c

uint32_t i3c_config_controller::i2c

SCL frequency (in Hz) for I2C transfers.

◆ i3c

uint32_t i3c_config_controller::i3c

SCL frequency (in Hz) for I3C transfers.

◆ is_secondary

bool i3c_config_controller::is_secondary

True if the controller is to be the secondary controller of the bus.

False to be the primary controller.

◆ low_ns

uint32_t i3c_config_controller::low_ns

Requested minimum SCL Open-Drain LOW period in nanoseconds.

◆ [struct]

struct { ... } i3c_config_controller::scl

◆ [struct]

struct { ... } i3c_config_controller::scl_od_min

◆ supported_hdr

uint8_t i3c_config_controller::supported_hdr

Bit mask of supported HDR modes (0 - 7).

This can be used to enable or disable HDR mode supported by the hardware at runtime.


The documentation for this struct was generated from the following file: