nxp,mcux-edma
Vendor: NXP Semiconductors
Note
An implementation of a driver matching this compatible is available in drivers/dma/dma_mcux_edma.c.
Description
These nodes are “dma” bus nodes.
NXP MCUX EDMA controller
Properties
Properties not inherited from the base binding file.
Name |
Type |
Details |
|---|---|---|
|
|
Number of DMA channels supported by the controller
This property is required. |
|
|
Number of DMA request signals supported by the controller.
This property is required. |
|
|
The offset value for obtaining DMAMUX register index from DMAMUX channel. Default value means DMAMUX channel is identical with DMAMUX register index
|
|
|
On some platforms, there may be a gap in the channels and
this array specifies the start and end of a single gap
|
|
|
If the DMA controller supports memory to memory transfer
|
|
|
If the DMA controller supports always on
|
|
|
Describes an offset between two channels share the same interrupt entry.
Default value means each channel has separate interrupt entry.
|
|
|
If the SoCs don't have a separate interrupt id for error IRQ.
|
|
|
eDMA IP revision number.
Legal values: |
|
|
Number of items to expect in a DMAMUX specifier
This property is required. |
|
|
Bitmask of available DMA channels in ascending order that are
not reserved by firmware and are available to the
kernel. i.e. first channel corresponds to LSB.
|
|
|
Memory address alignment requirement for DMA buffers used by the controller.
|
|
|
Memory size alignment requirement for DMA buffers used by the controller.
|
|
|
Minimal chunk of data possible to be copied by the controller.
|
Deprecated properties not inherited from the base binding file.
(None)
Properties inherited from the base binding file, which defines common properties that may be set on many nodes. Not all of these may apply to the “nxp,mcux-edma” compatible.
Name |
Type |
Details |
|---|---|---|
|
|
Specifies base physical address(s) and size of DMA and respective DMAMUX register(s)
that routes DMA sources
This property is required. See Important properties for more information. |
|
|
interrupts for device
This property is required. See Important properties for more information. |
|
|
indicates the operational status of a device
Legal values: See Important properties for more information. |
|
|
compatible strings
This property is required. See Important properties for more information. |
|
|
name of each register space
|
|
|
extended interrupt specifier for device
|
|
|
name of each interrupt
|
|
|
phandle to interrupt controller node
|
|
|
No description provided for this label
See Important properties for more information. |
|
|
Clock gate information
|
|
|
name of each clock
|
|
|
number of address cells in reg property
|
|
|
number of size cells in reg property
|
|
|
DMA channels specifiers
|
|
|
Provided names of DMA channel specifiers
|
|
|
IO channels specifiers
|
|
|
Provided names of IO channel specifiers
|
|
|
mailbox / IPM channels specifiers
|
|
|
Provided names of mailbox / IPM channel specifiers
|
|
|
Power domain specifiers
|
|
|
Provided names of power domain specifiers
|
|
|
Number of cells in power-domains property
|
|
|
Do not initialize device automatically on boot. Device should be manually
initialized using device_init().
|
|
|
Property to identify that a device can be used as wake up source.
When this property is provided a specific flag is set into the
device that tells the system that the device is capable of
wake up the system.
Wake up capable devices are disabled (interruptions will not wake up
the system) by default but they can be enabled at runtime if necessary.
|
|
|
Automatically configure the device for runtime power management after the
init function runs.
|
|
|
List of power states that will disable this device power.
|
Specifier cell names
dma cells: mux, source