st,stm32-dma-v2
Vendor: STMicroelectronics
Note
An implementation of a driver matching this compatible is available in drivers/dma/dma_stm32.c.
Description
These nodes are “dma” bus nodes.
STM32 DMA controller (V2)
It is present on stm32 devices like stm32L4 or stm32WB.
This DMA controller includes several channels with different requests.
DMA clients connected to the STM32 DMA controller must use the format
described in the dma.txt file, using a four-cell specifier for each
capable of supporting 5 or 6 or 7 or 8 independent DMA channels.
DMA clients connected to the STM32 DMA controller must use the format
described in the dma.txt file, using a 3-cell specifier for each
channel: a phandle to the DMA controller plus the following four integer cells:
1. channel: the dma stream from 1 to <dma-requests>
2. slot: DMA periph request ID, which is written in the DMAREQ_ID of the DMAMUX_CxCR
this value is 0 for Memory-to-memory transfers
or a value between <1> .. <dma-generators> (not supported yet)
or a value between <dma-generators>+1 .. <dma-generators>+<dma-requests>
3. channel-config: A 32bit mask specifying the DMA channel configuration
A name custom DMA flags for channel configuration is used
which is device dependent. See stm32_dma.h:
-bit 5 : DMA cyclic mode config
0x0: STM32_DMA_MODE_NORMAL
0x1: STM32_DMA_MODE_CYCLIC
-bit 6-7 : Direction (see dma.h)
0x0: STM32_DMA_MEMORY_TO_MEMORY: MEM to MEM
0x1: STM32_DMA_MEMORY_TO_PERIPH: MEM to PERIPH
0x2: STM32_DMA_PERIPH_TO_MEMORY: PERIPH to MEM
0x3: reserved for PERIPH to PERIPH
-bit 9 : Peripheral Increment Address
0x0: STM32_DMA_PERIPH_NO_INC: no address increment between transfers
0x1: STM32_DMA_PERIPH_INC: increment address between transfers
-bit 10 : Memory Increment Address
0x0: STM32_DMA_MEM_NO_INC: no address increment between transfers
0x1: STM32_DMA_MEM_INC: increment address between transfers
-bit 11-12 : Peripheral data size
0x0: STM32_DMA_PERIPH_8BITS: Byte (8 bits)
0x1: STM32_DMA_PERIPH_16BITS: Half-word (16 bits)
0x2: STM32_DMA_PERIPH_32BITS: Word (32 bits)
0x3: reserved
-bit 13-14 : Memory data size
0x0: STM32_DMA_MEM_8BITS: Byte (8 bits)
0x1: STM32_DMA_MEM_16BITS: Half-word (16 bits)
0x2: STM32_DMA_MEM_32BITS: Word (32 bits)
0x3: reserved
-bit 15: Reserved
-bit 16-17 : Priority level
0x0: STM32_DMA_PRIORITY_LOW: low
0x1: STM32_DMA_PRIORITY_MEDIUM: medium
0x2: STM32_DMA_PRIORITY_HIGH: high
0x3: STM32_DMA_PRIORITY_VERY_HIGH: very high
Example of dma usual combination for peripheral transfer
#define STM32_DMA_PERIPH_TX (STM32_DMA_MEMORY_TO_PERIPH | STM32_DMA_MEM_INC)
#define STM32_DMA_PERIPH_RX (STM32_DMA_PERIPH_TO_MEMORY | STM32_DMA_MEM_INC)
Example of dma node for stm32wb55x
dma2: dma-controller@40020400 {
compatible = "st,stm32-dma-v2";
...
dma-requests = <7>;
status = "disabled";
};
For the client part, example for stm32l476 on DMA1 instance
Tx using channel 3 with request 1
Rx using channel 2 with request 1
spi1 {
compatible = "st,stm32-spi";
dmas = <&dma1 3 1 (STM32_DMA_PERIPH_TX | STM32_DMA_PRIORITY_HIGH)>,
<&dma1 2 1 (STM32_DMA_PERIPH_RX | STM32_DMA_PRIORITY_HIGH)>;
dma-names = "tx", "rx";
};
Properties
Properties not inherited from the base binding file.
Name |
Type |
Details |
---|---|---|
|
|
Number of items to expect in a DMA specifier
This property is required. Constant value: |
|
|
Bitmask of available DMA channels in ascending order that are
not reserved by firmware and are available to the
kernel. i.e. first channel corresponds to LSB.
|
|
|
Number of DMA channels supported by the controller
|
|
|
Number of DMA request signals supported by the controller.
|
|
|
Memory address alignment requirement for DMA buffers used by the controller.
|
|
|
Memory size alignment requirement for DMA buffers used by the controller.
|
|
|
Minimal chunk of data possible to be copied by the controller.
|
|
|
If the DMA controller V1 supports memory to memory transfer
|
|
|
offset in the table of channels when mapping to a DMAMUX
for 1st dma instance, offset is 0,
for 2nd dma instance, offset is the nb of dma channels of the 1st dma,
for 3rd dma instance, offset is the nb of dma channels of the 2nd dma
plus the nb of dma channels of the 1st dma instance, etc.
|
Deprecated properties not inherited from the base binding file.
(None)
Properties inherited from the base binding file, which defines common properties that may be set on many nodes. Not all of these may apply to the “st,stm32-dma-v2” compatible.
Name |
Type |
Details |
---|---|---|
|
|
Property to identify that a device can be used as wake up source.
When this property is provided a specific flag is set into the
device that tells the system that the device is capable of
wake up the system.
Wake up capable devices are disabled (interruptions will not wake up
the system) by default but they can be enabled at runtime if necessary.
|
|
|
Power domain the device belongs to.
The device will be notified when the power domain it belongs to is either
suspended or resumed.
|
|
|
Automatically configure the device for runtime power management after the
init function runs.
|
|
|
List of power states that will disable this device power.
|
|
|
indicates the operational status of a device
Legal values: See Important properties for more information. |
|
|
compatible strings
This property is required. See Important properties for more information. |
|
|
register space
This property is required. See Important properties for more information. |
|
|
name of each register space
|
|
|
interrupts for device
This property is required. See Important properties for more information. |
|
|
extended interrupt specifier for device
|
|
|
name of each interrupt
|
|
|
phandle to interrupt controller node
|
|
|
Human readable string describing the device (used as device_get_binding() argument)
See Important properties for more information. This property is deprecated. |
|
|
Clock gate information
|
|
|
name of each clock
|
|
|
number of address cells in reg property
|
|
|
number of size cells in reg property
|
|
|
DMA channels specifiers
|
|
|
Provided names of DMA channel specifiers
|
|
|
IO channels specifiers
|
|
|
Provided names of IO channel specifiers
|
|
|
mailbox / IPM channels specifiers
|
|
|
Provided names of mailbox / IPM channel specifiers
|
|
|
Do not initialize device automatically on boot. Device should be manually
initialized using device_init().
|
Specifier cell names
dma cells: channel, slot, channel-config