st,iis3dwb (on spi bus)

Vendor: STMicroelectronics

Note

An implementation of a driver matching this compatible is available in drivers/sensor/st/iis3dwb/iis3dwb.c.

Description

STMicroelectronics IIS3DWB 3-axis accelerometer accessed through SPI bus

Properties

Properties not inherited from the base binding file.

Name

Type

Details

int1-gpios

phandle-array

INT1 pin

This pin defaults to active high when produced by the sensor.
The property value should ensure the flags properly describe
the signal that is presented to the driver.

int2-gpios

phandle-array

INT2 pin

This pin defaults to active high when produced by the sensor.
The property value should ensure the flags properly describe
the signal that is presented to the driver.

drdy-pin

int

Select DRDY pin number (1 or 2).
This number represents which of the two interrupt pins
(INT1 or INT2) the drdy line is attached to. This property is not
mandatory and if not present it defaults to 1 which is the
configuration at power-up.

- 1 # drdy is generated from INT1
- 2 # drdy is generated from INT2

Default value: 1

Legal values: 1, 2

drdy-pulsed

boolean

Selects the pulsed mode for data-ready interrupt when enabled,
and the latched mode when disabled.

range

int

Range in g. Default is power-up configuration.

- 0  # IIS3DWB_DT_FS_2G
- 1  # IIS3DWB_DT_FS_16G
- 2  # IIS3DWB_DT_FS_4G
- 3  # IIS3DWB_DT_FS_8G

Legal values: 0, 1, 2, 3

odr

int

Specify the default output data rate expressed in samples per second (Hz).
Default is power-down mode

- 0  # IIS3DWB_DT_ODR_OFF
- 5  # IIS3DWB_DT_ODR_26k7Hz

Legal values: 0, 5

filter

int

Specify the filter settings.
Default is power-down mode

- 0x00 # IIS3DWB_DT_LP_6k3Hz
- 0x10 # IIS3DWB_DT_SLOPE_ODR_DIV_4
- 0x11 # IIS3DWB_DT_HP_ODR_DIV_10
- 0x12 # IIS3DWB_DT_HP_ODR_DIV_20
- 0x13 # IIS3DWB_DT_HP_ODR_DIV_45
- 0x14 # IIS3DWB_DT_HP_ODR_DIV_100
- 0x15 # IIS3DWB_DT_HP_ODR_DIV_200
- 0x16 # IIS3DWB_DT_HP_ODR_DIV_400
- 0x17 # IIS3DWB_DT_HP_ODR_DIV_800
- 0x37 # IIS3DWB_DT_HP_REF_MODE
- 0x80 # IIS3DWB_DT_LP_ODR_DIV_4
- 0x81 # IIS3DWB_DT_LP_ODR_DIV_10
- 0x82 # IIS3DWB_DT_LP_ODR_DIV_20
- 0x83 # IIS3DWB_DT_LP_ODR_DIV_45
- 0x84 # IIS3DWB_DT_LP_ODR_DIV_100
- 0x85 # IIS3DWB_DT_LP_ODR_DIV_200
- 0x86 # IIS3DWB_DT_LP_ODR_DIV_400
- 0x87 # IIS3DWB_DT_LP_ODR_DIV_800

Legal values: 0, 16, 17, 18, 19, 20, 21, 22, 23, 55, 128, 129, 130, 131, 132, 133, 134, 135

fifo-watermark

int

Specify the default FIFO watermark threshold. Every unit indicates a FIFO row (1 byte of TAG +
6 bytes of data). (min 0; max 255)
A typical threshold value is 32 which is then used as default.
Valid range: 0 - 511

Default value: 32

accel-fifo-batch-rate

int

Specify the default accelerometer FIFO batch data rate expressed in Hz.
The values are taken in accordance to iis3dwb_bdr_xl_t enumerative in hal/st module.
Default is power-up configuration.

- 0  # IIS3DWB_DT_XL_NOT_BATCHED
- 10 # IIS3DWB_DT_XL_BATCHED_AT_26k7Hz

Legal values: 0, 10

temp-fifo-batch-rate

int

Specify the default timestamp FIFO batch data rate expressed in Hz.
The values are taken in accordance to iis3dwb_odr_t_batch_t enumerative in hal/st module.
Default is power-up configuration.

- 0  # IIS3DWB_DT_TEMP_NOT_BATCHED
- 3  # IIS3DWB_DT_TEMP_BATCHED_AT_104Hz

Legal values: 0, 3

timestamp-fifo-batch-rate

int

Specify the default timestamp FIFO batch data rate expressed as a fraction of the odr.
The values are taken in accordance to lis2dux12_dec_ts_t enumerative in hal/st module.
Default is power-up configuration.

- 0x0 # IIS3DWB_DT_TS_NOT_BATCHED
- 0x1 # IIS3DWB_DT_DEC_TS_1
- 0x2 # IIS3DWB_DT_DEC_TS_8
- 0x3 # IIS3DWB_DT_DEC_TS_32

Legal values: 0, 1, 2, 3

friendly-name

string

Human readable string describing the sensor. It can be used to
distinguish multiple instances of the same model (e.g., lid accelerometer
vs. base accelerometer in a laptop) to a host operating system.

This property is defined in the Generic Sensor Property Usages of the HID
Usage Tables specification
(https://usb.org/sites/default/files/hut1_3_0.pdf, section 22.5).

spi-max-frequency

int

Maximum clock frequency of device's SPI interface in Hz

This property is required.

duplex

int

Duplex mode, full or half. By default it's always full duplex thus 0
as this is, by far, the most common mode.
Use the macros not the actual enum value, here is the concordance
list (see dt-bindings/spi/spi.h)
  0    SPI_FULL_DUPLEX
  2048 SPI_HALF_DUPLEX

Legal values: 0, 2048

frame-format

int

Motorola or TI frame format. By default it's always Motorola's,
thus 0 as this is, by far, the most common format.
Use the macros not the actual enum value, here is the concordance
list (see dt-bindings/spi/spi.h)
  0     SPI_FRAME_FORMAT_MOTOROLA
  32768 SPI_FRAME_FORMAT_TI

Legal values: 0, 32768

spi-cpol

boolean

SPI clock polarity which indicates the clock idle state.
If it is used, the clock idle state is logic high; otherwise, low.

spi-cpha

boolean

SPI clock phase that indicates on which edge data is sampled.
If it is used, data is sampled on the second edge; otherwise, on the first edge.

spi-lsb-first

boolean

The device requires least significant bit first data mode.

spi-hold-cs

boolean

In some cases, it is necessary for the master to manage SPI chip select
under software control, so that multiple spi transactions can be performed
without releasing it. A typical use case is variable length SPI packets
where the first spi transaction reads the length and the second spi transaction
reads length bytes.

spi-cs-high

boolean

The device requires the chip select to be active high.

spi-interframe-delay-ns

int

Delay in nanoseconds between SPI words.
Default of 0 is special value which will assume to mean half of the SCK period.

spi-cs-setup-delay-ns

int

Delay in nanoseconds to be introduced by the controller after CS is asserted.
Also known as enable lead time.

spi-cs-hold-delay-ns

int

Delay in nanoseconds to be introduced by the controller before the CS is de-asserted.
 Also known as enable lag time.

supply-gpios

phandle-array

GPIO specifier that controls power to the device.

This property should be provided when the device has a dedicated
switch that controls power to the device.  The supply state is
entirely the responsibility of the device driver.

Contrast with vin-supply.

vin-supply

phandle

Reference to the regulator that controls power to the device.
The referenced devicetree node must have a regulator compatible.

This property should be provided when device power is supplied
by a shared regulator.  The supply state is dependent on the
request status of all devices fed by the regulator.

Contrast with supply-gpios.  If both properties are provided
then the regulator must be requested before the supply GPIOS is
set to an active state, and the supply GPIOS must be set to an
inactive state before releasing the regulator.