This is the documentation for the latest (main) development branch of Zephyr. If you are looking for the documentation of previous releases, use the drop-down menu on the left and select the desired version.

altr,jtag-uart

Vendor: Altera Corp.

Description

These nodes are “uart” bus nodes.

Altera JTAG UART

Properties

Properties not inherited from the base binding file.

Name

Type

Details

write-fifo-depth

int

Buffer size of transmit fifo. This used to implement irq_tx_complete.
Must be same as Write FIFO: Buffer depth (bytes) in platform designer.

Default value: 64

clock-frequency

int

Clock frequency information for UART operation

current-speed

int

Initial baud rate setting for UART

hw-flow-control

boolean

Set to enable RTS/CTS flow control at boot time

parity

string

Configures the parity of the adapter. Enumeration id 0 for none, 1 for odd
and 2 for even parity. Default to none if not specified.

Legal values: 'none', 'odd', 'even'