|
Zephyr API Documentation 4.3.99
A Scalable Open Source RTOS
|
#include <stdint.h>#include <zephyr/devicetree.h>#include <zephyr/dt-bindings/interrupt-controller/ti-vim.h>#include <zephyr/sys/util_macro.h>Go to the source code of this file.
| #define VIM_ACTFIQ (VIM_BASE_ADDR + 0x0024) |
| #define VIM_ACTFIQ_NUM_MASK (BIT_MASK(10)) |
| #define VIM_ACTFIQ_PRI_MASK (0x000F0000U) |
| #define VIM_ACTFIQ_VALID_MASK (0x80000000U) |
| #define VIM_ACTFIQ_VALID_VAL_FALSE (0x0U) |
| #define VIM_ACTFIQ_VALID_VAL_TRUE (0x1U) |
| #define VIM_ACTIRQ (VIM_BASE_ADDR + 0x0020) |
| #define VIM_ACTIRQ_NUM_MASK (BIT_MASK(10)) |
| #define VIM_ACTIRQ_PRI_MASK (0x000F0000U) |
| #define VIM_ACTIRQ_VALID_MASK (0x80000000U) |
| #define VIM_ACTIRQ_VALID_VAL_FALSE (0x0U) |
| #define VIM_ACTIRQ_VALID_VAL_TRUE (0x1U) |
| #define VIM_BASE_ADDR DT_REG_ADDR(DT_INST(0, ti_vim)) |
| #define VIM_DEDVEC (VIM_BASE_ADDR + 0x0030) |
| #define VIM_DEDVEC_ADDR_MASK (0xFFFFFFFCU) |
| #define VIM_FIQGSTS (VIM_BASE_ADDR + 0x0014) |
| #define VIM_FIQGSTS_STS_MASK (BIT64_MASK(32)) |
| #define VIM_FIQSTS | ( | n | ) |
| #define VIM_FIQVEC (VIM_BASE_ADDR + 0x001C) |
| #define VIM_FIQVEC_ADDR_MASK (0xFFFFFFFCU) |
| #define VIM_GET_IRQ_BIT_NUM | ( | n | ) |
| #define VIM_GET_IRQ_GROUP_NUM | ( | n | ) |
| #define VIM_GRP_FIQSTS_MSK_MASK (BIT64_MASK(32)) |
| #define VIM_GRP_INTMAP_MSK_MASK (BIT64_MASK(32)) |
| #define VIM_GRP_INTR_EN_CLR_MSK_MASK (BIT64_MASK(32)) |
| #define VIM_GRP_INTR_EN_SET_MSK_MASK (BIT64_MASK(32)) |
| #define VIM_GRP_INTTYPE_MSK_MASK (BIT64_MASK(32)) |
| #define VIM_GRP_IRQSTS_MSK_MASK (BIT64_MASK(32)) |
| #define VIM_GRP_RAW_STS_MASK (BIT64_MASK(32)) |
| #define VIM_GRP_STS_MSK_MASK (BIT64_MASK(32)) |
| #define VIM_INFO (VIM_BASE_ADDR + 0x0004) |
| #define VIM_INFO_INTERRUPTS_MASK (BIT_MASK(11)) |
| #define VIM_INTMAP | ( | n | ) |
| #define VIM_INTR_EN_CLR | ( | n | ) |
| #define VIM_INTR_EN_SET | ( | n | ) |
| #define VIM_INTTYPE | ( | n | ) |
| #define VIM_IRQGSTS (VIM_BASE_ADDR + 0x0010) |
| #define VIM_IRQGSTS_STS_MASK (BIT64_MASK(32)) |
| #define VIM_IRQSTS | ( | n | ) |
| #define VIM_IRQVEC (VIM_BASE_ADDR + 0x0018) |
| #define VIM_IRQVEC_ADDR_MASK (0xFFFFFFFCU) |
| #define VIM_MAX_GROUP_NUM ((uint32_t)(CONFIG_NUM_IRQS / VIM_MAX_IRQ_PER_GROUP)) |
| #define VIM_MAX_IRQ_PER_GROUP (32) |
| #define VIM_PID (VIM_BASE_ADDR + 0x0000) |
| #define VIM_PRI_INT | ( | n | ) |
| #define VIM_PRI_INT_MAX (15) |
| #define VIM_PRI_INT_VAL_MASK (BIT_MASK(4)) |
| #define VIM_PRIFIQ (VIM_BASE_ADDR + 0x000C) |
| #define VIM_PRIFIQ_NUM_MASK (BIT_MASK(10)) |
| #define VIM_PRIFIQ_PRI_MASK (0x000F0000U) |
| #define VIM_PRIFIQ_VALID_MASK (0x80000000U) |
| #define VIM_PRIFIQ_VALID_VAL_FALSE (0x0U) |
| #define VIM_PRIFIQ_VALID_VAL_TRUE (0x1U) |
| #define VIM_PRIIRQ (VIM_BASE_ADDR + 0x0008) |
| #define VIM_PRIIRQ_NUM_MASK (BIT_MASK(10)) |
| #define VIM_PRIIRQ_PRI_MASK (0x000F0000U) |
| #define VIM_PRIIRQ_VALID_MASK (0x80000000U) |
| #define VIM_PRIIRQ_VALID_VAL_FALSE (0x0U) |
| #define VIM_PRIIRQ_VALID_VAL_TRUE (0x1U) |
| #define VIM_RAW | ( | n | ) |
| #define VIM_STS | ( | n | ) |
| #define VIM_VEC_INT | ( | n | ) |
| #define VIM_VEC_INT_VAL_MASK (0xFFFFFFFCU) |